The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "ASP-DAC"( http://dblp.L3S.de/Venues/ASP-DAC )

URL (DBLP): http://dblp.uni-trier.de/db/conf/aspdac

Publication years (Num. hits)
1995 (80) 1998 (102) 1999 (92) 2000 (135) 2001 (129) 2004 (195) 2005 (302) 2006 (180) 2007 (175) 2008 (158) 2009 (161) 2010 (167) 2011 (160)
Publication types (Num. hits)
inproceedings(2024) proceedings(12)
Venues (Conferences, Journals, ...)
ASP-DAC(2036)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 343 occurrences of 283 keywords

Results
Found 2036 publication records. Showing 2036 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Benjamin Stefan Devlin, Makoto Ikeda, Kunihiro Asada A gate-level pipelined 2.97GHz Self Synchronous FPGA in 65nm CMOS. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa A 95-nA, 523ppm/°C, 0.6-μW CMOS current reference circuit with subthreshold MOS resistor ladder. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Rainer Dömer, Weiwei Chen, Xu Han, Andreas Gerstlauer Multi-core parallel simulation of System-level Description Languages. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jin Ouyang, Yuan Xie Enabling quality-of-service in nanophotonic network-on-chip. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama, Michitaka Kameyama An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Sudeep Pasricha, Yong Zou NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Bin Li, Zhen Fang, Ravi Iyer Template-based memory access engine for accelerators in SoCs. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Xuexin Liu, Hao Yu, Jacob Relles, Sheldon X.-D. Tan A structured parallel periodic Arnoldi shooting algorithm for RF-PSS analysis based on GPU platforms. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wulong Liu, Yu Wang 0002, Wei Liu, Yuchun Ma, Yuan Xie, Huazhong Yang On-chip hybrid power supply system for wireless sensor nodes. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Xiang Wang, Qing Wang, Zheng Zhang, Quan Chen, Ngai Wong Balanced truncation for time-delay systems via approximate Gramians. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Pratyush Kumar, Lothar Thiele Thermally optimal stop-go scheduling of task graphs with real-time constraints. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Sangmin Kim, Inhak Han, Seungwhun Paik, Youngsoo Shin Pulser gating: A clock gating of pulsed-latch circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hessam Kooti, Deepak Mishra, Eli Bozorgzadeh Reconfiguration-aware real-time scheduling under QoS constraint. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yu-Tzu Tsai, Cheng-Chih Tsai, Cheng-An Chien, Ching-Hwa Cheng, Jiun-In Guo A low-power management technique for high-performance domino circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto Run-time adaptive performance compensation using on-chip sensors. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1J. M. Howard, Sudhakar M. Reddy, Irith Pomeranz, Bernd Becker Fault diagnosis aware ATE assisted test response compaction. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jiayin Li, Meikang Qiu, Jianwei Niu, Tianzhou Chen Battery-aware task scheduling in distributed mobile systems with lifetime constraint. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wei Lu, Kuk-Hwan Kim, Ting Chang, Siddharth Gaba Two-terminal resistive switches (memristors) for memory and logic applications. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tan Yan, Qiang Ma 0002, Scott Chilstedt, Martin D. F. Wong, Deming Chen Routing with graphene nanoribbons. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jingqing Mu, Roman L. Lysecky Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Miao Hu, Hai Li, Yiran Chen, Xiaobin Wang, Robinson E. Pino Geometry variations analysis of TiO2 thin-film and spintronic memristors. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tung-Yeh Wu, Shih-Hsin Hu, Jacob A. Abraham Robust power gating reactivation by dynamic wakeup sequence throttling. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tiefei Zhang, Ying-Jheng Chen, Che-Wei Chang, Chuan-Yue Yang, Tei-Wei Kuo, Tianzhou Chen Power management strategies in data transmission. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Bei Yu, Sheqin Dong, Yuchun Ma, Tao Lin, Yu Wang, Song Chen, Satoshi Goto Network flow-based simultaneous retiming and slack budgeting for low power design. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yoshiyuki Kitasho, Yu Kikuchi, Takayoshi Shimazawa, Yasuo Ohara, Masafumi Takahashi, Yoshio Masubuchi, Yukihito Oowaki Development of low power and high performance application processor (T6G) for multimedia mobile applications. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ang-Chih Hsieh, Chun-Cheng Liu, TingTing Hwang Enhanced Heterogeneous Code Cache management scheme for Dynamic Binary Translation. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Soichi Inoue, Sachiko Kobayashi All-out fight against yield losses by design-manufacturing collaboration in nano-lithography era. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hideo Fujiwara, Katsuya Fujiwara, Hideo Tamamoto Secure scan design using shift register equivalents against differential behavior attack. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chaivipas, Kenichi Okada, Akira Matsuzawa A 58-63.6GHz quadrature PLL frequency synthesizer using dual-injection technique. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jaeyong Chung, Jinjun Xiong, Vladimir Zolotov, Jacob A. Abraham Path criticality computation in parameterized statistical timing analysis. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yu-Hao Hsu, Yang-Syu Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Fanta Chen, Min-Sheng Kao, Wei-Chih Lai, Yarsun Hsu A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Deepak Gangadharan, Samarjit Chakraborty, Roger Zimmermann Fast hybrid simulation for accurate decoded video quality assessment on MPSoC platforms with resource constraints. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Srinivasa R. Sridhara Ultra-low power microcontrollers for portable, wearable, and implantable medical electronics. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Dip Goswami, Reinhard Schneider, Samarjit Chakraborty Co-design of cyber-physical systems via controllers with flexible delay constraints. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ashutosh Chakraborty, David Z. Pan Controlling NBTI degradation during static burn-in testing. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wei Deng, Kenichi Okada, Akira Matsuzawa An ultra-low-voltage LC-VCO with a frequency extension circuit for future 0.5-V clock generation. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tak-Kei Lam, Xiaoqing Yang, Wai-Chung Tang, Yu-Liang Wu On applying erroneous clock gating conditions to further cut down power. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yu-Han Yuan, Wei-Ming Chen, Hsi-Pin Ma Design and implementation of a high performance closed-loop MIMO communications with ultra low complexity handset. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Vikas Chandra, Robert C. Aitken On the impact of gate oxide degradation on SRAM dynamic and static write-ability. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Fu-Wei Chen, Shih-Liang Chen, Yung-Sheng Lin, TingTing Hwang A physical-location-aware fault redistribution for maximum IR-drop reduction. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yeonbok Lee, Takeshi Matsumoto, Masahiro Fujita On-chip dynamic signal sequence slicing for efficient post-silicon debugging. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jason Loew, Jesse Elwell, Dmitry Ponomarev, Patrick H. Madden Mathematical limits of parallel computation for embedded systems. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Xiangyu Dong, Yuan Xie AdaMS: Adaptive MLC/SLC phase-change memory design for file storage. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1David Brooks The alarms project: A hardware/software approach to addressing parameter variations. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ming Gao, Peter Lisherness, Kwang-Ting (Tim) Cheng Post-silicon bug detection for variation induced electrical bugs. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jun Furuta, Chikara Hamanaka, Kazutoshi Kobayashi, Hidetoshi Onodera A 65nm flip-flop array to measure soft error resiliency against high-energy neutron and alpha particles. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, Chien-Nan Jimmy Liu ILP-based inter-die routing for 3D ICs. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yu Pang, Katarzyna Radecka, Zeljko Zilic An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wenjian Yu, Chao Hu, Wangyang Zhang Parallel statistical capacitance extraction of on-chip interconnects with an improved geometric variation model. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Junhe Gan, Flavius Gruian, Paul Pop, Jan Madsen Energy/reliability trade-offs in fault-tolerant event-triggered distributed embedded systems. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yiran Chen, Hai Li Emerging sensing techniques for emerging memories. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo Facilitating unreachable code diagnosis and debugging. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ming-Chao Lee, Yu-Guang Chen, Ding-Kei Huang, Shih-Chieh Chang NBTI-aware power gating design. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wan-Ting Su, Jih-Sheng Shen, Pao-Ann Hsiung Network-on-Chip router design with Buffer-Stealing. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tatsuo Nakajima, Yuki Kinebuchi, Hiromasa Shimada, Alexandre Courbot, Tsung-Han Lin Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Takao Onoye Jitter amplifier for oscillator-based true random number generator. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Nguyen Ngoc Mai Khanh, Masahiro Sasaki, Kunihiro Asada A fully integrated shock wave transmitter with an on-chip dipole antenna for pulse beam-formability in 0.18-μm CMOS. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Khaled Salah, Hani Ragai, Yehea I. Ismail, Alaa El Rouby Equivalent lumped element models for various n-port Through Silicon Vias networks. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yazhi Huang, Tiantian Liu, Chun Jason Xue Register allocation for write activity minimization on non-volatile main memory. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Michael D. Moffitt, Chin-Ngai Sze Wire synthesizable global routing for timing closure. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ting Gao, Wei Li, Ning Li, Junyan Ren A 80-400 MHz 74 dB-DR Gm-C low-pass filter with a unique auto-tuning system. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hui Xu, Guoyong Shi, Xiaopeng Li Hierarchical exact symbolic analysis of large analog integrated circuits by symbolic stamps. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Andreas G. Veneris, Brian Keng, Sean Safarpour From RTL to silicon: The case for automated debug. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Abhishek A. Sinkar, Nam Sung Kim AVS-aware power-gate sizing for maximum performance and power efficiency of power-constrained processors. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Donkyu Baek, Insup Shin, Seungwhun Paik, Youngsoo Shin Selectively patterned masks: Structured ASIC with asymptotically ASIC performance. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jiawei Huang, John Lach Exploring the fidelity-efficiency design space using imprecise arithmetic. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Kyoung-Hwan Lim, Taewhan Kim An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Brian Keng, Andreas G. Veneris Managing complexity in design debugging with sequential abstraction and refinement. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Joonsoo Kim, Joonsoo Lee, Jacob A. Abraham System accuracy estimation of SRAM-based device authentication. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wenmin Hu, Zhonghai Lu, Axel Jantsch, Hengzhu Liu Power-efficient tree-based multicast support for Networks-on-Chip. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Zhiliang Qian, Chi-Ying Tsui A thermal-aware application specific routing algorithm for Network-on-Chip design. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Xin Zhang, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai An on-chip characterizing system for within-die delay variation measurement of individual standard cells in 65-nm CMOS. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ryo Kawahara, Kenta Nakamura, Kouichi Ono, Takeo Nakada, Yoshifumi Sakamoto Coarse-grained simulation method for performance evaluation a of shared memory system. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hongxia Fang, Zhiyuan Wang, Xinli Gu, Krishnendu Chakrabarty Deterministic test for the reproduction and detection of board-level functional failures. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jen-Yi Wuu, Fedor G. Pikus, Andres J. Torres, Malgorzata Marek-Sadowska Rapid layout pattern classification. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Masaharu Imai, Yoshinori Takeuchi, Keishi Sakanushi, Hirofumi Iwato Biological information sensing technologies for medical, health care, and wellness applications. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Alireza Rakhshanfar, Jason Helge Anderson An integer programming placement approach to FPGA clock power reduction. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wei Zang, Ann Gordon-Ross T-SPaCS - A two-level single-pass cache simulation methodology. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1 Proceedings of the 16th Asia South Pacific Design Automation Conference, ASP-DAC 2011, Yokohama, Japan, January 25-27, 2011 Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  BibTeX  RDF
1Lei Zhao, Daisuke Ikebuchi, Yoshiki Saito, M. Kamata, Naomi Seki, Yu Kojima, Hideharu Amano, Satoshi Koyama, Tatsunori Hashida, Y. Umahashi, D. Masuda, Kimiyoshi Usami, Keiji Kimura, Mitaro Namiki, Seidai Takeda, Hiroshi Nakamura, Masaaki Kondo Geyser-2: The second prototype CPU with fine-grained run-time power gating. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu On the design and analysis of fault tolerant NoC architecture using spare routers. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chi-Chen Peng, Chen Dong, Deming Chen SETmap: A soft error tolerant mapping algorithm for FPGA designs with low power. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jian Sun 0005, Yinghai Lu, Hai Zhou, Xuan Zeng Post-routing layer assignment for double patterning. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jia-Ru Chuang, Jai-Ming Lin Efficient multi-layer obstacle-avoiding preferred direction rectilinear Steiner tree construction. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jun Zhou, Senthil Jayapal, Jan Stuyt, Jos Huisken, Harmke de Groot The impact of inverse narrow width effect on sub-threshold device sizing. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Miroslav N. Velev, Ping Gao 0002 Automatic formal verification of reconfigurable DSPs. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo Design and evaluation of variable stages pipeline processor chip. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jason Helge Anderson, Qiang Wang Area-efficient FPGA logic elements: Architecture and synthesis. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Kuan-Yu Lin, Hong-Ting Lin, Tsung-Yi Ho An efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jia Li, Qiang Xu, Dong Xiang Compression-aware capture power reduction for at-speed testing. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yanling Zhi, Hai Zhou, Xuan Zeng A practical method for multi-domain clock skew optimization. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Junwhan Ahn, Imyong Lee, Kiyoung Choi A polynomial-time custom instruction identification algorithm based on dynamic programming. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yu Bi, P. Harpe, N. P. van der Meijs Efficient sensitivity-based capacitance modeling for systematic and random geometric variations. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Masaru Takahashi FPGA prototyping using behavioral synthesis for improving video processing algorithm and FHD TV SoC design. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chenchang Zhan, Wing-Hung Ki An adaptively biased low-dropout regulator with transient enhancement. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wen Fan, Oliver Chiu-sing Choy Robust and efficient baseband receiver design for MB-OFDM UWB system. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Sam Sivakumar EUV lithography: Prospects and challenges. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Marisha Rawlins, Ann Gordon-Ross On the interplay of loop caching, code compression, and cache configuration. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Dan Bao, Chuan Wu, Yan Ying, Yun Chen, Xiaoyang Zeng A 4.32 mm2 170mW LDPC decoder in 0.13μm CMOS for WiMax/Wi-Fi applications. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chenjie Gu, Jaijeet S. Roychowdhury FSM model abstraction for analog/mixed-signal circuits by learning from I/O trajectories. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 2036 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.