|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 13 occurrences of 13 keywords
|
|
|
|
|
Results
Found 25 publication records. Showing 25 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Akhilesh Kumar, Mohab Anis |
IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs.  |
IEEE Trans. VLSI Syst.  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
Power-Yield Enhancement for Field Programmable Gate Arrays Under Process Variations.  |
J. Low Power Electronics  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
IR-Drop Management in FPGAs.  |
IEEE Trans. on CAD of Integrated Circuits and Systems  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
FPGA Design for Timing Yield Under Process Variations.  |
IEEE Trans. VLSI Syst.  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
Robust FPGA Design under Variations.  |
FPL  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Donglai Dai, Aniruddha Vaidya, Roy Saharoy, Seungjoon Park, Dongkook Park, Hariharan L. Thantry, Ralf Plate, Elmar Maas, Akhilesh Kumar, Mani Azimi |
FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only).  |
FPGA  |
2010 |
DBLP DOI BibTeX RDF |
fpga, routing algorithm, on-chip interconnect, router architecture |
| 1 | Akhilesh Kumar, Mohab Anis |
IR-drop management CAD techniques in FPGAs for power grid reliability.  |
ISQED  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Finn Tseng, Yan Guo, Ratna Babu Chinnam |
Hidden-Markov model based sequential clustering for autonomous diagnostics.  |
IJCNN  |
2008 |
DBLP BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs.  |
IEEE Trans. on CAD of Integrated Circuits and Systems  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Anuj Prakash, Ravi Shankar, M. K. Tiwari |
Psycho-Clonal algorithm based approach to solve continuous flow shop scheduling problem.  |
Expert Syst. Appl.  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Prakash, M. K. Tiwari, Ravi Shankar, Alok Baveja |
Solving machine-loading problem of a flexible manufacturing system with constraint-based genetic algorithm.  |
European Journal of Operational Research  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance.  |
ISQED  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
An analytical state dependent leakage power model for FPGAs.  |
DATE  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Mohab Anis |
Dual-Vt FPGA design for leakage power reduction (abstract only).  |
FPGA  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Mani Azimi, Ching-Tsun Chou, Akhilesh Kumar, Victor W. Lee, Phanindra K. Mannava, Seungjoon Park |
Experience with Applying Formal Methods to Protocol Specification and System Architecture.  |
Formal Methods in System Design  |
2003 |
DBLP DOI BibTeX RDF |
rule-based checking of tables, minimal deadlock-free wormhole routing schemes, fault-tolerant link initialization, formal verification, cache coherence protocols, sliding window protocols |
| 1 | Faye A. Briggs, Michel Cekleov, Ken Creta, Manoj Khare, Steve Kulick, Akhilesh Kumar, Lily Pao Looi, Chitra Natarajan, Sivakumar Radhakrishnan, Linda Rankin |
Intel 870: A Building Block for Cost-Effective, Scalable Servers.  |
IEEE Micro  |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Mani Azimi, Faye A. Briggs, Michel Cekleov, Manoj Khare, Akhilesh Kumar, Lily Pao Looi |
Scalability Port: A Coherent Interface for Shared Memory Multiprocessors.  |
Hot Interconnects  |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Laxmi N. Bhuyan, Ravi R. Iyer, Hu-Jun Wang, Akhilesh Kumar |
Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Switching Networks.  |
IEEE Trans. Parallel Distrib. Syst.  |
2000 |
DBLP DOI BibTeX RDF |
Memory management, shared-memory multiprocessor, wormhole routing, scientific applications, execution-driven simulation, switch design |
| 1 | Laxmi N. Bhuyan, Hu-Jun Wang, Ravi R. Iyer, Akhilesh Kumar |
Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors. (PDF / PS)  |
IPPS/SPDP  |
1998 |
DBLP DOI BibTeX RDF |
|
| 1 | Rabi N. Mahapatra, Akhilesh Kumar, Biswanath N. Chatterji |
Performance analysis of 2-D inverse fast cosine transform employing multiprocessors.  |
IEEE Transactions on Signal Processing  |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Laxmi N. Bhuyan |
Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors.  |
International Conference on Supercomputing  |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Akhilesh Kumar, Phanindra K. Mannava, Laxmi N. Bhuyan |
Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors.  |
SC  |
1994 |
DBLP BibTeX RDF |
|
| 1 | Yeimkuan Chang, Laxmi N. Bhuyan, Akhilesh Kumar |
A Distributed Cache Coherence Protocol for Hypercube Multiprocessors.  |
ICPP  |
1994 |
DBLP BibTeX RDF |
|
| 1 | Akhilesh Kumar, Laxmi N. Bhuyan |
Parallel FFT Algorithms for Cache Based Shared Memory Multiprocessors.  |
ICPP  |
1993 |
DBLP BibTeX RDF |
|
| 1 | Rabi N. Mahapatra, Akhilesh Kumar |
Vector Hartley Transform Employing Multiprocessors.  |
IPPS  |
1992 |
DBLP BibTeX RDF |
|
Displaying result #1 - #25 of 25 (100 per page; Change: )
|
|