Search results for "Aline Mello"

Found 11 publication records. Showing 11 according to the selection in the facets

Hits ?▲	Authors	Title	Venue	Year	Link	Author keywords
1	Aline Mello, Isaac Maia, Alain Greiner, François Pêcheux	Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations.	DATE	2010	DBLP BibTeX RDF
1	Aline Mello, Leandro Möller, Ney Calazans, Fernando Moraes	MultiNoC: A Multiprocessing System Enabled by a Network on Chip	CoRR	2007	DBLP BibTeX RDF
1	Everton Carara, Aline Mello, Fernando Moraes	Communication Models in Networks-on-Chip.	IEEE International Workshop on Rapid System Prototyping	2007	DBLP DOI BibTeX RDF
1	Aline Mello, Ney Laert Vilar Calazans	Rate-based scheduling policy for QoS flows in networks on chip.	VLSI-SoC	2007	DBLP DOI BibTeX RDF
1	Leonel Tedesco, Aline Mello, Leonardo Giacomet, Ney Calazans, Fernando Gehm Moraes	Application driven traffic modeling for NoCs.	SBCCI	2006	DBLP DOI BibTeX RDF	QoS, applications, networks on chip, traffic modeling
1	Leonel Tedesco, Aline Mello, Diego Garibotti, Ney Calazans, Fernando Moraes	Traffic generation and performance evaluation for mesh-based NoCs.	SBCCI	2005	DBLP DOI BibTeX RDF	performance evaluation, networks on chip, traffic modeling
1	Aline Mello, Leonel Tedesco, Ney Calazans, Fernando Moraes	Virtual channels in networks on chip: implementation and evaluation on hermes NoC.	SBCCI	2005	DBLP DOI BibTeX RDF	performance, network-on-chip, virtual channel
1	Luciano Ost, Aline Mello, José Palma, Fernando Gehm Moraes, Ney Calazans	MAIA: a framework for networks on chip generation and verification.	ASP-DAC	2005	DBLP DOI BibTeX RDF
1	Fernando Gehm Moraes, Ney Calazans, Aline Mello, Leandro Möller, Luciano Ost	HERMES: an infrastructure for low area overhead packet-switching networks on chip.	Integration	2004	DBLP DOI BibTeX RDF
1	Aline Mello, Leandro Möller, Ney Calazans, Fernando Gehm Moraes	MultiNoC: A Multiprocessing System Enabled by a Network on Chip.	DATE	2004	DBLP DOI BibTeX RDF
1	Fernando Gehm Moraes, Aline Mello, Leandro Möller, Luciano Ost, Ney Laert Vilar Calazans	A Low Area Overhead Packet-switched Network on Chip: Architecture and Prototyping.	VLSI-SOC	2003	DBLP BibTeX RDF

Displaying result #1 - #11 of 11 (100 per page; Change: )

Publications of "Aline Mello" ( http://dblp.L3S.de/Authors/Aline_Mello )