|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 9 occurrences of 9 keywords
|
|
|
|
|
Results
Found 40 publication records. Showing 40 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Santanu Kapat, Soumitro Banerjee, Amit Patra |
One-Dimensional Discontinuous Map Analysis of DC-DC converters under voltage Controlled Pulse Skipping Modulation.  |
I. J. Bifurcation and Chaos  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Soumya Pandit, Chittaranjan A. Mandal, Amit Patra |
A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies. |
VLSI Design |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Rajarshi Paul, Amit Patra |
Trimming process and temperature variation in second-order bandgap voltage reference circuits. |
Microelectronics Journal |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Kapat, Amit Patra, Soumitro Banerjee |
Achieving Monotonic Variation of Spectral Composition in DC-DC Converters Using Pulse Skipping Modulation. |
IEEE Trans. on Circuits and Systems |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Ashis Maity, Amit Patra, Norihisa Yamamura, Jonathan Knight |
Design of a 20 MHz DC-DC Buck Converter with 84 Percent Efficiency for Portable Applications. |
VLSI Design |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Kapat, Soumitro Banerjee, Amit Patra |
Discontinuous Map Analysis of a DC-DC Converter Governed by Pulse Skipping Modulation. |
IEEE Trans. on Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Santosh Biswas, Dipankar Sarkar, Siddhartha Mukhopadhyay, Amit Patra |
Fairness of Transitions in Diagnosability of Discrete Event Systems. |
Discrete Event Dynamic Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Soumya Pandit, Chittaranjan A. Mandal, Amit Patra |
An automated high-level topology generation procedure for continuous-time SigmaDelta modulator. |
Integration |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Kapat, Soumitro Banerjee, Amit Patra |
Bifurcation behavior of a boost converter under voltage controlled pulse skipping modulation in the light of 1-D discontinuous map model. |
ISCAS |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | S. Das, Shamik Sural, Amit Patra |
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Soumya Pandit, Chittaranjan A. Mandal, Amit Patra |
Systematic Methodology for High-Level Performance Modeling of Analog Systems. |
VLSI Design |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Jyotirmoy Ghosh, Siddhartha Mukhopadhyay, Amit Patra, Barry Culpepper, Tawen Mei |
A New Approach for Estimation of RDS(on) of Power Arrays: Extensions and Experimental Results. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Kapat, Soumitro Banerjee, Amit Patra |
Voltage Controlled Pulse Skipping Modulation: Extension towards the Ultra Light Load. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra, Dipankar Sarkar |
Unified Technique for on-Line Testing of Digital Circuits: Delay and Stuck-at Fault Models. |
Journal of Circuits, Systems, and Computers |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Soumya Pandit, Sumit K. Bhattacharya, Chittaranjan A. Mandal, Amit Patra |
A Fast Exploration Procedure for Analog High-Level Specification Translation. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Sushanta K. Mandal, Shamik Sural, Amit Patra |
ANN- and PSO-Based Synthesis of On-Chip Spiral Inductors for RF ICs. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Theja Tulabandhula, Amit Patra, Nirmal B. Chakrabarti |
Design of a Two Dimensional PRSI Image Processor. |
DSD |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Rupam Mukherjee, Amit Patra, Soumitro Banerjee |
Chaos-Modulated Ramp IC for EMI Reduction in PWM Buck Converters- Design and Analysis of Critical Issues. |
VLSI Design |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Jyotirmoy Ghosh, Siddhartha Mukhopadhyay, Amit Patra, Barry Culpepper, Tawen Mei |
A New Approach for Estimation of On-Resistance and Current Distribution in Power Array Layouts. |
VLSI Design |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Amitava Banerjee, Subho Chatterjee, Amit Patra, Siddhartha Mukhopadhyay |
An efficient approach to model distortion in weakly nonlinear Gm - C filters. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Kapat, Amit Patra, Soumitro Banerjee |
A novel current controlled tri-state boost converter with superior dynamic performance. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Abhishek Somani, P. P. Chakrabarti, Amit Patra |
An Evolutionary Algorithm-Based Approach to Automated Design of Analog and RF Circuits Using Adaptive Normalized Cost Functions. |
IEEE Trans. Evolutionary Computation |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Pradipta Patra, Amit Patra, Debaprasad Kastha |
On-chip implementation of a multi-output voltage regulator based on single inductor Buck Converter topology. |
VLSI Design |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Soumya Pandit, Chittaranjan A. Mandal, Amit Patra |
A formal approach for high level synthesis of linear analog systems. |
ACM Great Lakes Symposium on VLSI |
2006 |
DBLP DOI BibTeX RDF |
L2 sensitivity, analog high level synthesis, linear systems, architecture exploration, state space model |
| 1 | Sushanta K. Mandal, Arijit De, Amit Patra, Shamik Sural |
A Wide-Band Lumped Element Compact CAD Model of Si-Based Planar Spiral Inductor for RFIC Design. |
VLSI Design |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Soumya Pandit, Sougata Kar, Chittaranjan A. Mandal, Amit Patra |
High level synthesis of higher order continuous time state variable filters with minimum sensitivity and hardware count. |
DATE |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Abhishek Somani, P. P. Chakrabarti, Amit Patra |
A model-based hybrid evolutionary algorithm for fast yield-inclusive design space exploration of analog circuits. |
ISCAS |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra |
A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation. |
J. Electronic Testing |
2005 |
DBLP DOI BibTeX RDF |
detection latency, discrete event systems, ordered binary decision diagrams, fault detection and diagnosis |
| 1 | Santosh Biswas, P. Srikanth, R. Jha, Siddhartha Mukhopadhyay, Amit Patra, Dipankar Sarkar |
On-Line Testing of Digital Circuits for n-Detect and Bridging Fault Models. |
Asian Test Symposium |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Sushanta K. Mandal, Arijit De, Amit Patra, Shamik Sural |
A simple wide-band compact model and parameter extraction using particle swarm optimization of on-chip spiral inductors for silicon RFICs. |
ACM Great Lakes Symposium on VLSI |
2005 |
DBLP DOI BibTeX RDF |
on-chip spiral inductor model, substrate modeling, underpass oxide leakage, global optimization, particle swarm, wide band |
| 1 | Abhishek Somani, P. P. Chakrabarti, Amit Patra |
A Hierarchical Cost Tree Mutation Approach to Optimization of Analog Circuits. |
VLSI Design |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Abhijit Chatterjee, Ali Keshavarzi, Amit Patra, Siddhartha Mukhopadhyay |
Test Methodologies in the Deep Submicron Era -- Analog, Mixed-Signal, and RF. (PDF / PS) |
VLSI Design |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Rajarshi Paul, Amit Patra, Shailendra Baranwal, Kaushik Dash |
Design of Second-Order Sub-Bandgap Mixed-Mode Voltage Reference Circuit for Low Voltage Applications. |
VLSI Design |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Abhishek Somani, Partha Pratim Chakrabarti, Amit Patra |
Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits. |
DATE |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | H. N. Nagaraja, Amit Patra, Debaprasad Kastha |
Generalized analysis of integrated magnetic component based low voltage interleaved DC-DC buck converter for efficiency improvement. |
ISCAS |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Rajarshi Paul, Faruk Nome, Amit Patra, Barry Culpepper |
Trimming methodologies for compensating process variation errors in second-order bandgap voltage reference circuits. |
Circuits, Signals, and Systems |
2005 |
DBLP BibTeX RDF |
|
| 1 | Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra |
A discrete event systems approach to online testing of digital VLSI circuits. |
SMC |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra |
A BIST Approach to On-Line Monitoring of Digital VLSI Circuits: A CAD Tool. |
Asian Test Symposium |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra |
Optimization of the Theory of FDD of DES for Alleviation of the State Explosion Problem and Development of CAD Tools for On-line Testing of Digital VLSI Circuits. |
IOLTS |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Amit Patra |
Block pulse functions and their applications in control systems: Z. H. Jiang and W. Schaufelberger. |
Automatica |
1994 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #40 of 40 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")