|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 67 occurrences of 62 keywords
|
|
|
|
|
Results
Found 42 publication records. Showing 42 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | John Kubiatowicz, Andrew Wolfe |
Guest Editors' Introduction: Hot Chips 13.  |
IEEE Micro  |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe |
Emerging applications for the connected home. |
MICRO |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe, Derek B. Noonburg |
A Superscalar 3D Graphics Engine. |
J. Instruction-Level Parallelism |
2000 |
DBLP BibTeX RDF |
|
| 1 | Michael Kozuch, Wayne Wolf, Andrew Wolfe |
An Experimental Analysis of Digital Video Library Servers. |
Multimedia Syst. |
2000 |
DBLP DOI BibTeX RDF |
Non-linear video, Video walk-through, Performance analysis, Video server, Video library |
| 1 | Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe |
Performance estimation of embedded software with instruction cache modeling. |
ACM Trans. Design Autom. Electr. Syst. |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe, Derek B. Noonburg |
A Superscalar 3D Graphics Engine. (PDF / PS) |
MICRO |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Dutta, Kevin J. O'Connor, Wayne Wolf, Andrew Wolfe |
A design study of a 0.25-μm video signal processor. |
IEEE Trans. Circuits Syst. Video Techn. |
1998 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Dutta, Wayne Wolf, Andrew Wolfe |
A methodology to evaluate memory architecture design tradeoffs for video signal processors. |
IEEE Trans. Circuits Syst. Video Techn. |
1998 |
DBLP DOI BibTeX RDF |
|
| 1 | Martin Benes, Steven M. Nowick, Andrew Wolfe |
A Fast Asynchronous Huffman Decoder for Compressed-Code Embedded Processors. |
ASYNC |
1998 |
DBLP DOI BibTeX RDF |
Huffman encoding, embedded systems, asynchronous, embedded processors, dynamic logic, hazards, digital design |
| 1 | Alberto Ferreira de Souza, Edil S. Tavares Fernandes, Andrew Wolfe |
On the balance of VLIW architectures. |
Journal of Systems Architecture |
1997 |
DBLP BibTeX RDF |
|
| 1 | Thomas M. Conte, Pradeep K. Dubey, Matthew D. Jennings, Ruby B. Lee, Alex Peleg, Salliah Rathnam, Michael S. Schlansker, Peter Song, Andrew Wolfe |
Challenges to Combining General-Purpose and Multimedia Processors. |
IEEE Computer |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Martin Benes, Andrew Wolfe, Steven M. Nowick |
A High-Speed Asynchronous Decompression Circuit for Embedded Processors. |
ARVLSI |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe |
Cinderella: A Retargetable Environment for Performance Analysis of Real-Time Software. |
Euro-Par |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Heng Liao, Andrew Wolfe |
Available Parallelism in Video Applications. |
MICRO |
1997 |
DBLP BibTeX RDF |
MPEG1, MPEG2, SPEC benchmarks, audio applications, general-purpose applications, linear complexity global scheduling algorithm, video coding, encoders, instruction-level parallelism, decoders, optimization techniques, MPEG4, H.263, media processors, video applications, graphics applications |
| 1 | Thomas M. Conte, Andrew Wolfe |
Combining General-Purpose and Multimedia in One Package: Challenges and Opportunities. (PDF / PS) |
HICSS |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Michael Kozuch, Wayne Wolf, Andrew Wolfe, Don McKay |
Branch Libraries for Multimedia Repositories (Poster). |
ACM DL |
1997 |
DBLP BibTeX RDF |
|
| 1 | Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S. Tavares Fernandes |
Datapath Design for a VLIW Video Signal Processor. |
HPCA |
1997 |
DBLP DOI BibTeX RDF |
datapath design, VLIW video signal processor, very long instruction word, high parallelism, high-level language programmability, high-bandwidth interconnect, high-connectivity register files, parameterizable versions, VLSI, video signal processing, VLIW architectures, compiler design |
| 1 | Michael Kozuch, Wayne Wolf, Andrew Wolfe |
An Approach to Network Caching for Multimedia Objects. |
ICCD |
1997 |
DBLP BibTeX RDF |
|
| 1 | Wayne Wolf, Andrew Wolfe, Steve Chinatti, Ravi Koshy, Gary Slater, Spencer Sun |
Lessons from the design of a PC-based private branch exchange. |
Design Autom. for Emb. Sys. |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe |
Issues for low-power CAD tools: A system-level design study. |
Design Autom. for Emb. Sys. |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee |
Instruction level power analysis and optimization of software. |
VLSI Signal Processing |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Eliseu M. Chaves Filho, Edil S. Tavares Fernandes, Andrew Wolfe |
Functionality Distribution on a Superscalar Architecture. |
Euro-Par, Vol. II |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe |
Opportunities and Obstacles in Low-Power System-Level CAD. |
DAC |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee |
Instruction Level Power Analysis and Optimization of Software. |
VLSI Design |
1996 |
DBLP DOI BibTeX RDF |
low power software, embedded systems, low power design, embedded software, power estimation, power optimization |
| 1 | Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe |
Cache modeling for real-time software: beyond direct mapped instruction caches. (PDF / PS) |
IEEE Real-Time Systems Symposium |
1996 |
DBLP DOI BibTeX RDF |
direct mapped instruction caches, worst case timing analysis, cache hits, set associative instruction caches, unified caches, cinderella, research, integer-linear-programming, worst case execution time, data caches, cache storage, design tool, memory performance, cache misses, real-time software, tight bound, cache modeling, hardware system |
| 1 | Eliseu M. Chaves Filho, Edil S. Tavares Fernandes, Andrew Wolfe |
Load Balancing in Superscalar Architectures. |
EUROMICRO |
1996 |
DBLP DOI BibTeX RDF |
multiple functional units, parallel instruction execution, processor throughput, dynamic instruction-issuing algorithm, performance, load balancing, parallel architectures, instruction-level parallelism, superscalar processors, application program, computational load, superscalar architectures, hardware resources |
| 1 | Michael Kozuch, Wayne Wolf, Andrew Wolfe |
New Challenges for Video Servers: Performance of Non-Linear Applications under User Choice. (PDF / PS) |
ICCD |
1996 |
DBLP DOI BibTeX RDF |
multimedia, video, digital video, video server, non-linear |
| 1 | Wayne Wolf, Bede Liu, Andrew Wolfe, Minerva M. Yeung, Boon-Lock Yeo, Daniel Markham |
Video as Scholary Material in the Digital Library. |
ADL |
1995 |
DBLP DOI BibTeX RDF |
|
| 1 | Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe |
Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software. |
IEEE Real-Time Systems Symposium |
1995 |
DBLP BibTeX RDF |
|
| 1 | Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe |
Performance estimation of embedded software with instruction cache modeling. |
ICCAD |
1995 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Dutta, Wayne Wolf, Andrew Wolfe |
VLSI issues in memory-system design for video signal processors. (PDF / PS) |
ICCD |
1995 |
DBLP DOI BibTeX RDF |
VLSI issues, video signal processors, memory-system architectures, circuit-level issues, register-cache based hierarchy, general-purpose programmable microprocessors, VLSI, system architecture, utilization, memory architecture, memory architecture, video signal processing, area, cycle time, memory-system design |
| 1 | Andrew Wolfe |
A case study in low-power system-level design. (PDF / PS) |
ICCD |
1995 |
DBLP DOI BibTeX RDF |
low-power system-level design, touchscreen interface device, RS232 communication lines, design automation community, real-time systems, logic design, systems analysis, personal computer, low-power embedded system |
| 1 | Vivek Tiwari, Sharad Malik, Andrew Wolfe |
Power analysis of embedded software: a first step towards software power minimization. |
IEEE Trans. VLSI Syst. |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Vivek Tiwari, Sharad Malik, Andrew Wolfe |
Power analysis of embedded software: a first step towards software power minimization. |
ICCAD |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Michael Kozuch, Andrew Wolfe |
Compression of Embedded System Programs. |
ICCD |
1994 |
DBLP BibTeX RDF |
|
| 1 | Wayne Wolf, Andrew Wolfe, Steve Chinatti, Ravi Koshy, Gary Slater, Spencer Sun |
TigerSwitch: a case study in embedded computing system design. |
CODES |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe, Rodney Boleyn |
Two-ported cache alternatives for superscalar processors. |
MICRO |
1993 |
DBLP DOI BibTeX RDF |
|
| 1 | Rodney Boleyn, James Debardelaben, Vivek Tiwari, Andrew Wolfe |
A Split Data Cache for Superscalar Processors. |
ICCD |
1993 |
DBLP BibTeX RDF |
|
| 1 | Andrew Wolfe, Alex Chanin |
Executing compressed programs on an embedded RISC architecture. |
MICRO |
1992 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe, John Paul Shen |
A Variable Instruction Stream Extension to the VLIW Architecture. |
ASPLOS |
1991 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrew Wolfe, Mauricio Breternitz Jr., Chriss Stephens, A. L. Ting, D. B. Kirk, Ronald P. Bianchini Jr., John Paul Shen |
The White Dwarf: A High-Performance Application-Specific Processor. |
ISCA |
1988 |
DBLP BibTeX RDF |
|
| 1 | Andrew Wolfe, John Paul Shen |
Flexible processors: a promising application-specific processor design approach. |
MICRO |
1988 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #42 of 42 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")