The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Asit K. Mishra" ( http://dblp.L3S.de/Authors/Asit_K._Mishra )

URL (Homepage):  http://www.cse.psu.edu/people/amishra  Author page on DBLP  Author page in RDF  Community of Asit K. Mishra in ASPL-2

Publication years (Num. hits)
2008 (2) 2009 (3) 2010 (3) 2011 (6)
Publication types (Num. hits)
article(2) inproceedings(12)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 4 occurrences of 4 keywords

Results
Found 14 publication records. Showing 14 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Asit K. Mishra, Aditya Yanamandra, Reetuparna Das, Soumya Eachempati, Ravi R. Iyer, Narayanan Vijaykrishnan, Chita R. Das RAFT: A router architecture with frequency tuning for on-chip networks. Search on Bibsonomy J. Parallel Distrib. Comput. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. Das A case for heterogeneous on-chip interconnects for CMPs. Search on Bibsonomy ISCA The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xie, Narayanan Vijaykrishnan, Chita R. Das Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs. Search on Bibsonomy ISCA The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Vinay Saripalli, Asit K. Mishra, Suman Datta, Vijaykrishnan Narayanan An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores. Search on Bibsonomy DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Xiaowei Jiang, Asit K. Mishra, Li Zhao, Ravishankar Iyer, Zhen Fang, Sadagopan Srinivasan, Srihari Makineni, Paul Brett, Chita R. Das ACCESS: Smart scheduling for asymmetric cache CMPs. Search on Bibsonomy HPCA The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Akbar Sharifi, Shekhar Srikantaiah, Asit K. Mishra, Mahmut T. Kandemir, Chita R. Das METE: meeting end-to-end QoS in multicores through system-wide resource management. Search on Bibsonomy SIGMETRICS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Asit K. Mishra, Joseph L. Hellerstein, Walfredo Cirne, Chita R. Das Towards characterizing cloud backend workloads: insights from Google compute clusters. Search on Bibsonomy SIGMETRICS Performance Evaluation Review The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Asit K. Mishra, Shekhar Srikantaiah, Mahmut T. Kandemir, Chita R. Das CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors. Search on Bibsonomy SC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Asit K. Mishra, Shekhar Srikantaiah, Mahmut T. Kandemir, Chita R. Das Coordinated power management of voltage islands in CMPs. Search on Bibsonomy SIGMETRICS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF chip multiprocessors (CMP), control theory, GALs, DVFs
1Shekhar Srikantaiah, Reetuparna Das, Asit K. Mishra, Chita R. Das, Mahmut T. Kandemir A case for integrated processor-cache partitioning in chip multiprocessors. Search on Bibsonomy SC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Asit K. Mishra, Reetuparna Das, Soumya Eachempati, Ravishankar R. Iyer, Narayanan Vijaykrishnan, Chita R. Das A case for dynamic frequency tuning in on-chip networks. Search on Bibsonomy MICRO The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. Das Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. Search on Bibsonomy HPCA The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Dongkook Park, Soumya Eachempati, Reetuparna Das, Asit K. Mishra, Yuan Xie, Narayanan Vijaykrishnan, Chita R. Das MIRA: A Multi-layered On-Chip Interconnect Router Architecture. Search on Bibsonomy ISCA The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Reetuparna Das, Asit K. Mishra, Chrysostomos Nicopoulos, Dongkook Park, Vijaykrishnan Narayanan, Ravishankar R. Iyer, Mazin S. Yousif, Chita R. Das Performance and power optimization through data compression in Network-on-Chip architectures. Search on Bibsonomy HPCA The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #14 of 14 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.