|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 2 occurrences of 2 keywords
|
|
|
|
|
Results
Found 6 publication records. Showing 6 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Bhavitavya Bhadviya, Ayan Mandal, Sunil P. Khatri |
Alleviating NBTI-induced failure in off-chip output drivers.  |
ACM Great Lakes Symposium on VLSI  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Ayan Mandal, Sunil P. Khatri, Rabi N. Mahapatra |
A fast, source-synchronous ring-based network-on-chip design. |
DATE |
2012 |
DBLP BibTeX RDF |
|
| 1 | Pey-Chang Kent Lin, Ayan Mandal, Sunil P. Khatri |
Boolean Satisfiability using Noise Based Logic |
CoRR |
2011 |
DBLP BibTeX RDF |
|
| 1 | Ayan Mandal, Nikhil Jayakumar, Kalyana C. Bollapalli, Sunil P. Khatri, Rabi N. Mahapatra |
An Automated Approach for Minimum Jitter Buffered H-Tree Construction. |
VLSI Design |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Ayan Mandal, Vinay Karkala, Sunil P. Khatri, Rabi N. Mahapatra |
Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution Circuits. |
VLSI Design |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Nikhil Gupta, Suman Kalyan Mandal, Javier Malave, Ayan Mandal, Rabi N. Mahapatra |
A Hardware Scheduler for Real Time Multiprocessor System on Chip. |
VLSI Design |
2010 |
DBLP DOI BibTeX RDF |
Hardware Pfair Scheduler, Low Power, Multiprocessor |
Displaying result #1 - #6 of 6 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")