|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 11 occurrences of 10 keywords
|
|
|
|
|
Results
Found 23 publication records. Showing 23 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Dieter F. Wendel, Ronald N. Kalla, James D. Warnock, Robert Cargnoni, Sam G. Chu, Joachim G. Clabes, Daniel Dreps, David Hrusecky, Joshua Friedrich, Md. Saiful Islam, James A. Kahle, Jens Leenstra, Gaurav Mittal, Jose Paredes, Juergen Pille, Phillip J. Restle, Balaram Sinharoy, George Smith, William J. Starke, Scott Taylor, James Van Norstrand, Stephen Weitzel, Phillip G. Williams, Victor V. Zyuban |
POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor.  |
J. Solid-State Circuits  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Ronald N. Kalla, Balaram Sinharoy, William J. Starke, Michael S. Floyd |
Power7: IBM's Next-Generation Server Processor.  |
IEEE Micro  |
2010 |
DBLP DOI BibTeX RDF |
Power7, eDRAM, DDR3, SMT operation, PowerPC architecture, processor, IBM, RAS |
| 1 | Dieter F. Wendel, Ronald N. Kalla, Robert Cargnoni, Joachim G. Clabes, Joshua Friedrich, R. Frech, James A. Kahle, Balaram Sinharoy, William J. Starke, Scott Taylor, Steve Weitzel, Sam G. Chu, Md. Saiful Islam, Victor V. Zyuban |
The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor.  |
ISSCC  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Balaram Sinharoy |
POWER7 multi-core processor design.  |
MICRO  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Balaram Sinharoy, Ronald N. Kalla, Joel M. Tendler, Richard J. Eickemeyer, Jody B. Joyner |
POWER5 system microarchitecture.  |
IBM Journal of Research and Development  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Hans M. Jacobson, Pradip Bose, Zhigang Hu, Alper Buyuktosunoglu, Victor V. Zyuban, Richard J. Eickemeyer, Lee Eisen, John Griswell, Doug Logan, Balaram Sinharoy, Joel M. Tendler |
Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors.  |
HPCA  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Ronald N. Kalla, Balaram Sinharoy, Joel M. Tendler |
IBM Power5 Chip: A Dual-Core Multithreaded Processor.  |
IEEE Micro  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Joachim G. Clabes, Joshua Friedrich, Mark Sweet, Jack DiLullo, Sam G. Chu, Donald W. Plass, James Dawson, Paul Muench, Larry Powell, Michael S. Floyd, Balaram Sinharoy, Mike Lee, Michael Goulet, James Wagoner, Nicole S. Schwartz, Stephen L. Runyon, Gary Gorman, Phillip Restle, Ronald N. Kalla, Joseph McGill, J. Steve Dodson |
Design and implementation of the POWER5 microprocessor.  |
DAC  |
2004 |
DBLP DOI BibTeX RDF |
POWER5, simultaneous multi-threading (SMT), clock gating, power reduction, microprocessor design, temperature sensor |
| 1 | Joel M. Tendler, J. Steve Dodson, J. S. Fields Jr., Hung Le, Balaram Sinharoy |
POWER4 system microarchitecture.  |
IBM Journal of Research and Development  |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Wael El-Essawy, David H. Albonesi, Balaram Sinharoy |
A microarchitectural-level step-power analysis tool.  |
ISLPED  |
2002 |
DBLP DOI BibTeX RDF |
Ldi/dt, step-power, microprocessors, clock-gating, architectural simulation, inductive noise |
| 1 | Balaram Sinharoy |
Compiler optimization to improve data locality for processor multithreading.  |
Scientific Programming  |
1999 |
DBLP BibTeX RDF |
|
| 1 | Balaram Sinharoy |
Optimized Thread Creation for Processor Multithreading.  |
Comput. J.  |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Balaram Sinharoy, Boleslaw K. Szymanski |
Introduction: Special Issue on Optimising Compilers for Parallel Languages.  |
Parallel Algorithms Appl.  |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Balaram Sinharoy, Boleslaw K. Szymanski |
Parallelising Compilers and Systems.  |
Parallel Algorithms Appl.  |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Balaram Sinharoy, Rama Govindaraju |
Improving Software MP Efficiency for Shared Memory Systems. (PDF / PS)  |
HICSS  |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Boleslaw K. Szymanski, William Maniatty, Balaram Sinharoy |
Simultaneous Parallel Reduction on SIMD Machines.  |
Parallel Processing Letters  |
1995 |
DBLP BibTeX RDF |
|
| 1 | Balaram Sinharoy, Boleslaw K. Szymanski |
Announcement of a Special Issue of the Journal of Parallel Algorithms and Applications on Optimising Compilers for Parallel Languages.  |
Parallel Algorithms Appl.  |
1995 |
DBLP DOI BibTeX RDF |
|
| 1 | Can C. Özturan, Balaram Sinharoy, Boleslaw K. Szymanski |
Compiler Technology for Parallel Scientific Computation.  |
Scientific Programming  |
1994 |
DBLP BibTeX RDF |
|
| 1 | Balaram Sinharoy, Boleslaw K. Szymanski |
Data and Task Alignment in Distributed Memory Architectures.  |
J. Parallel Distrib. Comput.  |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Balaram Sinharoy, Boleslaw K. Szymanski |
Finding Optimum Wavefront of Parallel Computation.  |
Parallel Algorithms Appl.  |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Boleslaw K. Szymanski, Balaram Sinharoy |
Complexity of the Closest Vector Problem in a Lattice Generated by (0, 1)-Matrix.  |
Inf. Process. Lett.  |
1992 |
DBLP DOI BibTeX RDF |
|
| 1 | Boleslaw K. Szymanski, Balaram Sinharoy |
Corrigenda: Complexity of the Closest Vector Problem in a Lattice Generated by (0, 1)-Matrix.  |
Inf. Process. Lett.  |
1992 |
DBLP DOI BibTeX RDF |
|
| 1 | William Maniatty, Boleslaw K. Szymanski, Balaram Sinharoy |
Efficiency of Data Alignment on Maspar.  |
SIGPLAN Workshop  |
1992 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #23 of 23 (100 per page; Change: )
|
|