|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 7 occurrences of 7 keywords
|
|
|
|
|
Results
Found 10 publication records. Showing 10 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Behnam Robatmili, Madhu Saravana Sibi Govindan, Doug Burger, Stephen W. Keckler |
Exploiting criticality to reduce bottlenecks in distributed uniprocessors.  |
HPCA  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Matthew E. Taylor, Katherine E. Coons, Behnam Robatmili, Bertrand A. Maher, Doug Burger, Kathryn S. McKinley |
Evolving Compiler Heuristics to Manage Communication and Contention. |
AAAI |
2010 |
DBLP BibTeX RDF |
|
| 1 | Mark Gebhart, Bertrand A. Maher, Katherine E. Coons, Jeffrey R. Diamond, Paul Gratz, Mario Marino, Nitya Ranganathan, Behnam Robatmili, Aaron Smith, James H. Burrill, Stephen W. Keckler, Doug Burger, Kathryn S. McKinley |
An evaluation of the TRIPS computer system. |
ASPLOS |
2009 |
DBLP DOI BibTeX RDF |
trips |
| 1 | Katherine E. Coons, Behnam Robatmili, Matthew E. Taylor, Bertrand A. Maher, Doug Burger, Kathryn S. McKinley |
Feature selection and policy optimization for distributed instruction placement using reinforcement learning. |
PACT |
2008 |
DBLP DOI BibTeX RDF |
compiler heuristics, genetic algorithms, neural networks, machine learning, instruction scheduling |
| 1 | Behnam Robatmili, Katherine E. Coons, Doug Burger, Kathryn S. McKinley |
Strategies for mapping dataflow blocks to distributed hardware. |
MICRO |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Behnam Robatmili, Katherine E. Coons, Doug Burger, Kathryn S. McKinley |
Register Bank Assignment for Spatially Partitioned Processors. |
LCPC |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Jeffrey R. Diamond, Behnam Robatmili, Stephen W. Keckler, Robert A. van de Geijn, Kazushige Goto, Doug Burger |
High performance dense linear algebra on a spatially distributed processor. |
PPOPP |
2008 |
DBLP DOI BibTeX RDF |
gotoblas, grid processors, hybrid dataflow, matrix multiply, tile based architecture, instruction level parallelism, on-chip networks, dense linear algebra |
| 1 | Behnam Robatmili, Nasser Yazdani, Mehrdad Nourani |
Optimizing SMT processors for IP-packet processing. |
Microprocessors and Microsystems |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Behnam Robatmili, Nasser Yazdani, Somayeh Sardashti, Mehrdad Nourani |
Thread-Sensitive Instruction Issue for SMT Processors. |
Computer Architecture Letters |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Behnam Robatmili, Nasser Yazdani, Mehrdad Nourani |
NPSMT: A Simulation Environment for SMT Packet Processors. |
ISCA PDCS |
2004 |
DBLP BibTeX RDF |
|
Displaying result #1 - #10 of 10 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")