|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 3 occurrences of 3 keywords
|
|
|
|
|
Results
Found 10 publication records. Showing 10 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Chua-Chin Wang, Chia-Hao Hsu, Gang-Neng Sung, Yu-Cheng Lu |
A Signed Array Multiplier with Bypassing Logic.  |
Signal Processing Systems  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Chia-Hao Hsu, Shao-Bin Tseng, Yi-Jie Hsieh, Chua-Chin Wang |
One-Time-Implantable Spinal Cord Stimulation System Prototype. |
IEEE Trans. Biomed. Circuits and Systems |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chua-Chin Wang, Chia-Hao Hsu, Szu-Chia Liao, Yi-Cheng Liu |
A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit. |
IEEE Trans. VLSI Syst. |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chua-Chin Wang, Chia-Hao Hsu, Chia-Chuan Lee, Jian-Ming Huang |
A ROM-less DDFS Based on a Parabolic Polynomial Interpolation Method with an Offset. |
Signal Processing Systems |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chia-Hao Hsu, Sheng-De Wang |
Embedded Network Intrusion Detection Systems with a Multi-core Aware Packet Capture Module. |
ICPP Workshops |
2011 |
DBLP DOI BibTeX RDF |
ring buffers, intrusion detection system, Linux kernel, packet capture |
| 1 | Chua-Chin Wang, Chia-Hao Hsu, Yi-Cheng Liu |
A 1/2 times hbox VDD to 3 times hbox VDD Bidirectional I/O Buffer With a Dynamic Gate Bias Generator. |
IEEE Trans. on Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Chua-Chin Wang, Chia-Hao Hsu, Chi-Chun Huang, Jun-Han Wu |
A Self-Disabled Sensing Technique for Content-Addressable Memories. |
IEEE Trans. on Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Yu-Ling Luo, Chia-Hao Hsu |
An Empirical Study of Research Collaboration Using Social Network Analysis. |
CSE |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Chia-Hao Hsu, Gang-Neng Sung, Tuo-Yu Yao, Chun-Ying Juan, Yain-Reu Lin, Chua-Chin Wang |
Low-power 7.2 GHz Complementary All-N-Transistor Logic using 90 nm CMOS Technology. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Kai-Wei Ke, Chen-Nien Tsai, Ho-Ting Wu, Chia-Hao Hsu |
Adaptive Call Admission Control with Dynamic Resource Reallocation for Cell-Based Multirate Wireless Systems. |
VTC Spring |
2008 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #10 of 10 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")