|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 8 occurrences of 8 keywords
|
|
|
|
|
Results
Found 27 publication records. Showing 27 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Ming-Der Shieh, Wen-Ching Lin, Chien-Ming Wu |
Design of High-Speed Iterative Dividers in GF(2m).  |
J. Inf. Sci. Eng.  |
2011 |
DBLP BibTeX RDF |
|
| 1 | Jimi Yung-Chuan Wen, Gu Yuan Lin, Today Sung, Minsiong Liang, Gary Tsai, Ming Whei Feng, Chien-Ming Wu |
A complex event processing architecture for energy and operation management: industrial experience report. |
DEBS |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chih-Chyau Yang, Nien-Hsiang Chang, Shih-Lun Chen, Wei-De Chien, Chi-Shi Chen, Chien-Ming Wu, Chun-Ming Huang |
A novel methodology for Multi-Project System-on-a-Chip. |
SoCC |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yung-Kuei Lu, Ming-Der Shieh, Chien-Ming Wu |
Low-complexity Reed-Solomon decoder for optical communications. |
ISCAS |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Wen-Ching Lin, Ming-Der Shieh, Chien-Ming Wu |
Design of high-speed bit-serial divider in GF(2m). |
ISCAS |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Hsin-Fu Luo, Ming-Der Shieh, Yi-Jun Liu, Chien-Ming Wu |
Efficient memory management for FFT processors. |
ISCAS |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Ming-Der Shieh, Jun-Hong Chen, Wen-Ching Lin, Chien-Ming Wu |
An Efficient Multiplier/Divider Design for Elliptic Curve Cryptosystem over GF(2m). |
J. Inf. Sci. Eng. |
2009 |
DBLP BibTeX RDF |
|
| 1 | Chun-Ming Huang, Chien-Ming Wu, Chih-Chyau Yang, Wei-De Chien, Shih-Lun Chen, Chi-Shi Chen, Jiann-Jenn Wang, Chin-Long Wey |
Implementation and Prototyping of a Complex Multi-project System-on-a-chip. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Wen-Ching Lin, Ming-Der Shieh, Chien-Ming Wu |
Flexible GF(2m) Divider Design for Cryptographic Applications. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Pei-Lin Hou, Chia-Shin Yen, Chien-Ming Wu, Kun-Cheng Tsai |
True Event Decision by Cooperative Sensor Network. |
Mobile Data Management |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Ming-Der Shieh, Tai-Ping Wang, Chien-Ming Wu |
Reducing Interconnect Complexity for Efficient Path Metric Memory Management in Viterbi Decoders. |
IEICE Transactions |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Chun-Ming Huang, Chien-Ming Wu, Chih-Chyau Yang, Chin-Long Wey |
PrSoC: Programmable System-on-chip (SoC) for silicon prototyping. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Ming-Der Shieh, Jun-Hong Chen, Chien-Ming Wu |
High-Speed Design of Montgomery Inverse Algorithm over GF(2m). |
IEICE Transactions |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Ming-Der Shieh, Tai-Ping Wang, Chien-Ming Wu, Chun-Ming Huang |
Efficient path metric access for reducing interconnect overhead in Viterbi decoders. |
ISCAS |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen |
VLSI architectural design tradeoffs for sliding-window log-MAP decoders. |
IEEE Trans. VLSI Syst. |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Hong-Yu Chao, Jia-Shung Wang, Juin-Long Lin, Kai-Chao Yang, Chien-Ming Wu, Chun-Ming Huang, Lan-Da Van |
High-performance low-complexity bit-plane coding scheme for MPEG-4 FGS. |
ICME |
2005 |
DBLP DOI BibTeX RDF |
high-performance low-complexity coding, bit-plane coding scheme, video quality, variable-length coding, MPEG-4 FGS, fine granularity scalability, VLC |
| 1 | Jun-Hong Chen, Ming-Der Shieh, Chien-Ming Wu |
Concurrent algorithm for high-speed point multiplication in elliptic curve cryptography. |
ISCAS |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang |
High-Speed, Low-Complexity Systolic Designs of Novel Iterative Division Algorithms in GF(2^m). |
IEEE Trans. Computers |
2004 |
DBLP DOI BibTeX RDF |
Stein's algorithm, Euclid's algorithm, Finite field, systolic array, division |
| 1 | Lan-Da Van, Hsin-Fu Luo, Chien-Ming Wu, Wen-Hsiang Hu, Chun-Ming Huang, Wei-Chang Tsai |
A high-performance area-aware DSP processor architecture for video codecs. |
ICME |
2004 |
DBLP BibTeX RDF |
|
| 1 | Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen, Hsin-Fu Lo |
VLSI architecture exploration for sliding-window Log-MAP decoders. |
ISCAS |
2004 |
DBLP BibTeX RDF |
|
| 1 | Chien-Ming Wu, Ming-Der Shieh, Hsin-Fu Lo, Min-Hsiung Hu |
Implementation of channel demodulator for DAB system. |
ISCAS |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang |
An area-efficient systolic division circuit over GF(2/sup m/) for secure communication. |
ISCAS |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu |
Memory arrangements in turbo decoders using sliding-window BCJR algorithm. |
ISCAS |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Ming-Hwa Sheu |
VLSI architecture of extended in-place path metric update for Viterbi decoders. |
ISCAS |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Hsin-Fu Lo, Ming-Der Shieh, Chien-Ming Wu |
Design of an efficient FFT processor for DAB system. |
ISCAS |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang |
Systolic VLSI realization of a novel iterative division algorithm over GF(2m): a high-speed, low-complexity design. |
ISCAS |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Jin-Chuan Huang, Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu |
An area-efficient versatile Reed-Solomon decoder for ADSL. |
ISCAS |
1999 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #27 of 27 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")