The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Ching-Te Chiu" ( http://dblp.L3S.de/Authors/Ching-Te_Chiu )

  Author page on DBLP  Author page in RDF  Community of Ching-Te Chiu in ASPL-2

Publication years (Num. hits)
1993-2009 (15) 2010-2011 (18) 2012 (1)
Publication types (Num. hits)
article(7) inproceedings(27)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 4 occurrences of 4 keywords

Results
Found 34 publication records. Showing 34 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Ching-Te Chiu, Yu-Hao Hsu, Jen-Ming Wu, Shuo-Hung Hsu, Min-Sheng Kao, Hou-Cheng Tzeng, Ming-Chang Du, Ping-Ling Yang, Ming-Hao Lu, Fanta Chen, Hung-Yu Lin, Yarsun Hsu An 8 × 8 20 Gbps Reconfigurable Load Balanced TDM Switch IC for High-Speed Networking. Search on Bibsonomy Signal Processing Systems The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Chih-Rung Chen, Wei-Su Wong, Ching-Te Chiu A 0.64 mm 2 Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ching-Te Chiu, Tsun-Hsien Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Siao Huang, Wei-Su Wong, Ren-Song Tsay, Cyuan-Jhe Wu Real-Time Tone-Mapping Processor with Integrated Photographic and Gradient Compression using 0.13 μm Technology on an Arm Soc Platform. Search on Bibsonomy Signal Processing Systems The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wei-Ming Ke, Chih-Rung Chen, Ching-Te Chiu BiTA/SWCE: Image Enhancement With Bilateral Tone Adjustment and Saliency Weighted Contrast Enhancement. Search on Bibsonomy IEEE Trans. Circuits Syst. Video Techn. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Wen-Chih Huang, Chih-Hsing Lin, Ching-Te Chiu Embedded transition inversion coding for low power serial link. Search on Bibsonomy SiPS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ruei-Jiun Wang, Ching-Te Chiu Saliency prediction using scene motion for JND based video compression. Search on Bibsonomy SiPS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ching-Te Chiu, Cyuan-Jhe Wu Texture classification based low order local binary pattern for face recognition. Search on Bibsonomy ICIP The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Tsun-Hsien Wang, Ching-Te Chiu Low visual difference virtual high dynamic range image synthesizer from a single legacy image. Search on Bibsonomy ICIP The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chih-Rung Chen, Ching-Te Chiu Curve-based and image-based JND contrast analysis for inverse tone mapping operators. Search on Bibsonomy ICIP The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yu-Hao Hsu, Yang-Syu Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Fanta Chen, Min-Sheng Kao, Wei-Chih Lai, Yarsun Hsu A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu On the design and analysis of fault tolerant NoC architecture using spare routers. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Sih-Kai Li, Jen-Shun Yang, Ching-Te Chiu, Po-Ting Yeh, Jenq-Neng Hwang Handover Delay Reduction and Buffer-Based Data Recovery Scheme for Inter Multicast Broadcast Service Zone. Search on Bibsonomy GLOBECOM The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Fanta Chen, Min-Sheng Kao, Yu-Hao Hsu, Chih-Hsing Lin, Jen-Ming Wu, Ching-Te Chiu, Shuo-Hung Hsu A 10 to 11.5GHz rotational phase and frequency detector for clock recovery circuit. Search on Bibsonomy ISCAS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chih-Hsing Lin, Jia Shiuan Tsai, Ching-Te Chiu Switching Bilateral Filter With a Texture/Noise Detector for Universal Noise Removal. Search on Bibsonomy IEEE Transactions on Image Processing The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Chih-Hsing Lin, Jia Shiuan Tsai, Ching-Te Chiu Switching bilateral filter with a texture/noise detector for universal noise removal. Search on Bibsonomy ICASSP The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Wei-Yu Tsai, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Yarsun Hsu A novel MUX-FF circuit for low power and high speed serial link interfaces. Search on Bibsonomy ISCAS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Wei-Ming Ke, Ching-Te Chiu Hardware-efficient image enhancement with bilateral tone adjustment. Search on Bibsonomy ISCAS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Chih-Hsing Lin, Yung-Chang Chang, Wen-Chih Huang, Wei-Chih Lai, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Chun-Ming Huang, Chih-Chyau Yang, Shih-Lun Chen A packet-based emulating platform with serializer/deserializer interface for heterogeneous IP verification. Search on Bibsonomy ISCAS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Yu-Hao Hsu, Yang-Syu Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Fanta Chen, Min-Sheng Kao, Yarsun Hsu A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology. Search on Bibsonomy ISCAS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Min-Sheng Kao, Jen-Ming Wu, Chih-Hsing Lin, Fanta Chen, Ching-Te Chiu, Shawn S. H. Hsu A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18- $\mu$ m CMOS Technology. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Wei-Su Wong, Chih-Rung Chen, Ching-Te Chiu A 100MHz hardware-efficient boost cascaded face detection design. Search on Bibsonomy ICIP The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Wei-Ming Ke, Tsun-Hsien Wang, Ching-Te Chiu Hardware-efficient virtual high dynamic range image reproduction. Search on Bibsonomy ICIP The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Ching-Te Chiu, Tsun-Hsien Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Siao Huang, Wei-Su Wong, Ren-Song Tsay A 100MHz real-time tone mapping processor with integrated photographic and gradient compression in 0.13 mum technology. Search on Bibsonomy SiPS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Ching-Te Chiu, Tsun-Hsien Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Rong Chen, Rong Yang, Ren-Song Tsay Design optimization of a global/local tone mapping processor on arm SOC platform for real-time high dynamic range video. Search on Bibsonomy ICIP The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Yu-Hao Hsu, Ming-Hao Lu, Ping-Ling Yang, Fanta Chen, You-Hung Li, Min-Sheng Kao, Chih-Hsing Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Yarsun Hsu A 28Gbps 4×4 switch with low jitter SerDes using area-saving RF model in 0.13µm CMOS technology. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Tsun-Hsien Wang, Wei-Su Wong, Fang-Chu Chen, Ching-Te Chiu Design and Implementation of a Real-Time Global Tone Mapping Processor for High Dynamic Range Video. Search on Bibsonomy ICIP The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Tsun-Hsien Wang, Wei-Ming Ke, Ding-Chuang Zwao, Fang-Chu Chen, Ching-Te Chiu Block-Based Gradient Domain High Dynamic Range Compression Design for Real-Time Applications. Search on Bibsonomy ICIP The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Yu-Hao Hsu, Min-Sheng Kao, Hou-Cheng Tzeng, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu A 20 Gbps Scalable Load Balanced Birkhoff-von Neumann Symmetric TDM Switch IC with SERDES Interfaces. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Birkhoff-von Neumann symmetric TDM switch IC, SERDES interfaces, load-balanced TDM switch IC, digital TDM switch, 8B10B CODEC, analog SERDES I/O interfaces, dual-mode SERDES, half-rate architectures, all static CMOS gates, wide-band CML buffer, PMOS active load scheme, 20 Gbit/s, high speed networking, CMOS technology, low power consumption, 0.18 micron
1Tsun-Hsien Wang, Ching-Te Chiu Low Power Design of High Performance Memory Access Architecture for HDTV Decoder. Search on Bibsonomy ICME The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Ching-Te Chiu, Yu-Hao Hsu, Min-Sheng Kao, Hou-Cheng Tzeng, Ming-Chang Du, Ping-Ling Yang, Ming-Hao Lu, Fanta Chen, Hung-Yu Lin, Jen-Ming Wu, Shuo-Hung Hsu, Yarsun Hsu A Scalable Load Balanced Birkhoff-von Neumann Symmetric TDM Switch IC for High-Speed Networking Applications. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Chih-Hsing Lin, Ching-Te Chiu A 2.24GHz Wide Range Low Jitter DLL-Based Frequency Multiplier using PMOS Active Load for Communication Applications. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Hou-Cheng Tzeng, Ching-Te Chiu A Flexible Cross Connect LCAS for Bandwidth Maximization in 2.5G EoS. Search on Bibsonomy NCA The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
1Ching-Te Chiu, Chun-Chieh Chang, Shih-Min Chen, Hou-Cheng Tzeng, Ming-Chang Du, Yu-Ho Hsu, Jen-Ming Wu, Kai-Ming Feng A 20 Gbps Scalable Load-Balanced TDM Switch with CODEC for High Speed Networking Applications. Search on Bibsonomy IWSOC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
1K. J. Ray Liu, Ching-Te Chiu Unified parallel lattice structures for time-recursive discrete cosine/sine/Hartley transforms. Search on Bibsonomy IEEE Transactions on Signal Processing The full citation details ... 1993 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #34 of 34 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.