|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
No Growbag Graphs found.
|
|
|
|
|
Results
Found 6 publication records. Showing 6 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Ang-Chih Hsieh, Chun-Cheng Liu, TingTing Hwang |
Enhanced Heterogeneous Code Cache management scheme for Dynamic Binary Translation.  |
ASP-DAC  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chun-Cheng Liu, Soon-Jyh Chang, Guan-Ying Huang, Ying-Zu Lin |
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure. |
J. Solid-State Circuits |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Ying-Zu Lin, Soon-Jyh Chang, Yen-Ting Liu, Chun-Cheng Liu, Guan-Ying Huang |
An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count. |
IEEE Trans. on Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Jin-Fu Lin, Soon-Jyh Chang, Chun-Cheng Liu, Chih-Hao Huang |
A 10-bit 60-MS/s Low-Power Pipelined ADC With Split-Capacitor CDS Technique. |
IEEE Trans. on Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Chun-Cheng Liu, Soon-Jyh Chang, Guan-Ying Huang, Ying-Zu Lin, Chung-Ming Huang, Chih-Hao Huang, Linkai Bu, Chih-Chung Tsai |
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation. |
ISSCC |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Ying-Zu Lin, Soon-Jyh Chang, Yen-Ting Liu, Chun-Cheng Liu, Guan-Ying Huang |
A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS. |
ISSCC |
2009 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #6 of 6 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")