|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 10 occurrences of 9 keywords
|
|
|
|
|
Results
Found 4 publication records. Showing 4 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Hsiang-Yun Cheng, Chung-Hsiang Lin, Jian Li, Chia-Lin Yang |
Memory Latency Reduction via Thread Throttling.  |
MICRO  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Ping-Hung Yuh, Chia-Lin Yang, Chi-Feng Li, Chung-Hsiang Lin |
Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs. |
ACM Trans. Design Autom. Electr. Syst. |
2009 |
DBLP DOI BibTeX RDF |
scheduling, placement, Reconfigurable computing, leakage, partially dynamical reconfiguration |
| 1 | Chung-Hsiang Lin, Chia-Lin Yang, Ku-Jei King |
PPT: joint performance/power/thermal management of DRAM memory for multi-core systems. |
ISLPED |
2009 |
DBLP DOI BibTeX RDF |
page allocation, scheduling, power, temperature, DRAM memory |
| 1 | Chung-Hsiang Lin, Chia-Lin Yang, Ku-Jei King |
Hierarchical value cache encoding for off-chip data bus. |
ISLPED |
2006 |
DBLP DOI BibTeX RDF |
data bus encoding, hierarchical value cache, energy |
Displaying result #1 - #4 of 4 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")