The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "David P. LaPotin" ( http://dblp.L3S.de/Authors/David_P._LaPotin )

  Author page on DBLP  Author page in RDF  Community of David P. LaPotin in ASPL-2

Publication years (Num. hits)
1993-2010 (8)
Publication types (Num. hits)
article(4) inproceedings(3) proceedings(1)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 5 occurrences of 5 keywords

Results
Found 8 publication records. Showing 8 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1David P. LaPotin, Shahrokh Daijavad, Charles L. Johnson, Steven W. Hunter, Kazuaki Ishizaki, Hubertus Franke, Heather D. Achilles, Dan P. Dumarot, Nancy A. Greco, Bijan Davari Workload and network-optimized computing systems. Search on Bibsonomy IBM Journal of Research and Development The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1David P. LaPotin, Charles J. Alpert, John Lillis (eds.) Proceedings of the 8th ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Monterey, California, USA, December 2-3, 2002 Search on Bibsonomy Timing Issues in the Specification and Synthesis of Digital Systems The full citation details ... 2002 DBLP  BibTeX  RDF
1Arvind Srinivasan, G. D. Huber, David P. LaPotin Accurate area and delay estimation from RTL descriptions. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 1998 DBLP  DOI  BibTeX  RDF
1David P. LaPotin, Uttam Ghoshal, Eli Chiprout, Sani R. Nassif Physical design challenges for performance. Search on Bibsonomy ISPD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
1Maggie Zhiwei Kang, Wayne Wei-Ming Dai, Tom Dillinger, David P. LaPotin Delay bounded buffered tree construction for timing driven floorplanning. Search on Bibsonomy ICCAD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF Total Wire Length, DBB-tree, SPT, Floorplanning, Buffer Insertion, Delay Bounds, Elmore Delay, MST
1Andreas Kuehlmann, Arvind Srinivasan, David P. LaPotin Verity - A formal verification program for custom CMOS circuits. Search on Bibsonomy IBM Journal of Research and Development The full citation details ... 1995 DBLP  BibTeX  RDF
1Andreas Kuehlmann, David Ihsin Cheng, Arvind Srinivasan, David P. LaPotin Error Diagnosis for Transistor-Level Verification. Search on Bibsonomy DAC The full citation details ... 1994 DBLP  DOI  BibTeX  RDF
1David P. LaPotin, Toufie R. Mazzawy, Marlin L. White Early Package Analysis: Considerations and Case Study. Search on Bibsonomy IEEE Computer The full citation details ... 1993 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #8 of 8 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.