|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 25 occurrences of 24 keywords
|
|
|
|
|
Results
Found 19 publication records. Showing 19 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Laura Effinger-Dean, Hans-Juergen Boehm, Dhruva R. Chakrabarti, Pramod G. Joisha |
Extended sequential reasoning for data-race-free programs.  |
MSPC  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Prithviraj Banerjee, Hans-Juergen Boehm, Pramod G. Joisha, Robert S. Schreiber |
The runtime abort graph and its application to software transactional memory optimization.  |
CGO  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Pramod G. Joisha, Robert S. Schreiber, Prithviraj Banerjee, Hans-Juergen Boehm, Dhruva R. Chakrabarti |
A technique for the effective and automatic reuse of classical compiler optimizations on multithreaded code.  |
POPL  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti |
New abstractions for effective performance analysis of STM programs.  |
PPOPP  |
2010 |
DBLP DOI BibTeX RDF |
concurrency, software transactional memory |
| 1 | Sandya Mannarswamy, Dhruva R. Chakrabarti, Kaushik Rajan, Sujoy Saraswati |
Compiler aided selective lock assignment for improving the performance of software transactional memory.  |
PPOPP  |
2010 |
DBLP DOI BibTeX RDF |
performance, parallelization, compilers, multithreading |
| 1 | Seung Woo Son, Mahmut T. Kandemir, Mustafa Karaköy, Dhruva R. Chakrabarti |
A compiler-directed data prefetching scheme for chip multiprocessors.  |
PPOPP  |
2009 |
DBLP DOI BibTeX RDF |
compiler, chip multiprocessors, prefetching, helper thread |
| 1 | Robert Hundt, Sandya Mannarswamy, Dhruva R. Chakrabarti |
Practical Structure Layout Optimization and Advice.  |
CGO  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Shin-Ming Liu |
Inline Analysis: Beyond Selection Heuristics.  |
CGO  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Sungdo Moon, Xinliang D. Li, Robert Hundt, Dhruva R. Chakrabarti, Luis A. Lozano, Uma Srinivasan, Shin-Ming Liu |
SYZYGY - A Framework for Scalable Cross-Module IPO.  |
CGO  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Luis A. Lozano, Xinliang D. Li, Robert Hundt, Shin-Ming Liu |
Scalable High Performance Cross-Module Inlining.  |
IEEE PACT  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Prithviraj Banerjee |
Static Single Assignment Form for Message-Passing Programs.  |
International Journal of Parallel Programming  |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Prithviraj Banerjee |
Global optimization techniques for automatic parallelization of hybrid applications.  |
ICS  |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Antonio Lain, Dhruva R. Chakrabarti, Prithviraj Banerjee |
Compiler and Run-Time Support for Exploiting Regularity within Irregular Applications.  |
IEEE Trans. Parallel Distrib. Syst.  |
2000 |
DBLP DOI BibTeX RDF |
compiler support, runtime compilation, iterative, distributed memory multicomputers, runtime support, Irregular applications |
| 1 | Dhruva R. Chakrabarti, Prithviraj Banerjee |
A Novel Compilation Framework for Supporting Semi-Regular Distributions in Hybrid Applications. (PDF / PS)  |
IPPS/SPDP  |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Prithviraj Banerjee |
Accurate Data and Context Management in Message-Passing Programs.  |
LCPC  |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Prithviraj Banerjee, Antonio Lain |
Evaluation of Compiler and Runtime Library Approaches for Supporting Parallel Regular Applications. (PDF / PS)  |
IPPS/SPDP  |
1998 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, U. Nagaraj Shenoy, Alok N. Choudhary, Prithviraj Banerjee |
An Efficient Uniform Run-time Scheme for Mixed Regular-irregular Applications.  |
International Conference on Supercomputing  |
1998 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Ajai Jain |
An Efficient Test Generation Technique for Sequential Circuits with Repetitive Sub-Circuits.  |
VLSI Design  |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Dhruva R. Chakrabarti, Ajai Jain |
An improved hierarchical test generation technique for combinational circuits with repetitive sub-circuits.  |
Asian Test Symposium  |
1995 |
DBLP DOI BibTeX RDF |
hierarchical test generation technique, repetitive subcircuits, hierarchical testing algorithm, bus fault model, high-level subcircuits, high level incompatibility, test generation time, complete fault coverage, computational complexity, fault diagnosis, logic testing, high level synthesis, design for testability, design for testability, ATPG, combinational circuits, combinational circuits, logic CAD, automatic test software, signal flow graphs, state transition graph |
Displaying result #1 - #19 of 19 (100 per page; Change: )
|
|