|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 3 occurrences of 3 keywords
|
|
|
|
|
Results
Found 14 publication records. Showing 14 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Thom Jefferson A. Eguia, Sheldon X.-D. Tan, Ruijing Shen, Duo Li, Eduardo H. Pacheco, Murli Tirumala, Lingli Wang |
General Parameterized Thermal Modeling for High-Performance Microprocessor Design.  |
IEEE Trans. VLSI Syst.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Eduardo H. Pacheco, Murli Tirumala |
Parameterized architecture-level dynamic thermal models for multicore microprocessors.  |
ACM Trans. Design Autom. Electr. Syst.  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan |
Statistical analysis of large on-chip power grid networks by variational reduction scheme.  |
Integration  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Ning Mi, Yici Cai |
Efficient power grid integrity analysis using on-the-fly error check and reduction.  |
ASP-DAC  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan |
Fast Analysis of On-Chip Power Grid Circuits by Extended Truncated Balanced Realization Method.  |
IEICE Transactions  |
2009 |
DBLP BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Eduardo H. Pacheco, Murli Tirumala |
Architecture-Level Thermal Characterization for Multicore Microprocessors.  |
IEEE Trans. VLSI Syst.  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Lifeng Wu |
Hierarchical Krylov subspace based reduction of large interconnects.  |
Integration  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Gengsheng Chen, Xuan Zeng |
Statistical analysis of on-chip power grid networks by variational extended truncated balanced realization method.  |
ASP-DAC  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan |
Hierarchical Krylov subspace reduced order modeling of large RLC circuits.  |
ASP-DAC  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Murli Tirumala |
Architecture-level thermal behavioral characterization for multi-core microprocessors.  |
ASP-DAC  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Bruce McGaughy |
ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis.  |
DATE  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Duo Li, Sheldon X.-D. Tan, Eduardo H. Pacheco, Murli Tirumala |
Parameterized transient thermal behavioral modeling for chip multiprocessors.  |
ICCAD  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Qiang Zhou, Yici Cai, Duo Li, Xianlong Hong |
A Yield-Driven Gridless Router.  |
J. Comput. Sci. Technol.  |
2007 |
DBLP DOI BibTeX RDF |
gridless routing, integrated circuit layout, critical area, design for yield |
| 1 | Xianlong Hong, Yici Cai, Hailong Yao, Duo Li |
DFM-aware Routing for Yield Enhancement.  |
APCCAS  |
2006 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #14 of 14 (100 per page; Change: )
|
|