|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 8 occurrences of 8 keywords
|
|
|
|
|
Results
Found 16 publication records. Showing 16 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Tuo Wu, Hongyi Chen, Dahong Qian |
A Novel Adaptive Current Biased Linear Radio-Frequency Power amplifier on SiGe HBT Process.  |
Journal of Circuits, Systems, and Computers  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Haixin Wang, Guoqiang Bai, Hongyi Chen |
A Gbps IPSec SSL Security Processor Design and Implementation in an FPGA Prototyping Platform. |
Signal Processing Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Lei Wang, Leibo Liu, Hongyi Chen |
An Implementation of Fast-Locking and Wide-Range 11-bit Reversible SAR DLL. |
IEEE Trans. on Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Lei Wang, Leibo Liu, Hongyi Chen |
A Fast-locking and Wide-range Reversible SAR DLL. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Bo Qin, Hongyi Chen, Xin Wang, Albert Z. Wang, Yinghui Hao, Lee Yang, Bin Zhao |
A Single-chip 33pJ/pulse 5th-derivative Gaussian based IR-UWB Transmitter in 0.13µm CMOS. |
ISCAS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Hongyi Chen, Dundar F. Kocaoglu |
A sensitivity analysis algorithm for hierarchical decision models. |
European Journal of Operational Research |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Haixin Wang, Guoqiang Bai, Hongyi Chen |
Zodiac: System architecture implementation for a high-performance Network Security Processor. |
ASAP |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Gang Chen, Guoqiang Bai, Hongyi Chen |
A dual-field elliptic curve cryptographic processor based on a systolic arithmetic unit. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Gang Chen, Guoqiang Bai, Hongyi Chen |
A New Systolic Architecture for Modular Division. |
IEEE Trans. Computers |
2007 |
DBLP DOI BibTeX RDF |
Modular division, computer arithmetic, public key cryptosystems, systolic architecture, hardware algorithm |
| 1 | Haixin Wang, Yao Yue, Chunming Zhang, Guoqiang Bai, Hongyi Chen |
A Novel Unified Control Architecture for a High-Performance Network Security Accelerator. |
Security and Management |
2007 |
DBLP BibTeX RDF |
|
| 1 | Li Zhang, Baoyong Chi, Zhihua Wang, Hongyi Chen, Jinke Yao, Ende Wu |
A 2-GHz 6.1-mA Fully-Differential CMOS Phase-Locked Loop. |
ISCAS |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Haolu Xie, Xin Wang, Albert Z. Wang, Bo Qin, Hongyi Chen, Yumei Zhou, Bin Zhao |
A Varying Pulse Width Second Order Derivative Gaussian Pulse Generator for UWB Transceivers in CMOS. |
ISCAS |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Chunjiang Tu, Boan Liu, Hongyi Chen |
An Analog Correlator for Ultra-Wideband Receivers. |
EURASIP J. Adv. Sig. Proc. |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Xingjun Wu, Hongyi Chen, Yihe Sun, Weixin Gai |
A Fully-Pipeline Linear Systolic Architecture for Modular Multiplier in Public-Key Crypto-Systems. |
VLSI Signal Processing |
2003 |
DBLP DOI BibTeX RDF |
public-key crypto-system, systolic array, modular-multiplication, pipeline architecture, modular-exponentiation |
| 1 | Leibo Liu, Xuejin Wang, Hongying Meng, Li Zhang, Zhihua Wang, Hongyi Chen |
A VLSI architecture of spatial combinative lifting algorithm based 2-D DWT/IDWT. |
APCCAS |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Lei Xu, Yihe Sun, Hongyi Chen |
Scan array solution for testing power and testing time. |
ITC |
2001 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #16 of 16 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")