The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Ik Joon Chang" ( http://dblp.L3S.de/Authors/Ik_Joon_Chang )

  Author page on DBLP  Author page in RDF  Community of Ik Joon Chang in ASPL-2

Publication years (Num. hits)
2006 (1) 2009 (1) 2010 (1) 2011 (2) 2012 (1)
Publication types (Num. hits)
article(3) inproceedings(3)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 2 occurrences of 2 keywords

Results
Found 6 publication records. Showing 6 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Daeyeal Lee, Ik Joon Chang, Sangyong Yoon, Joonsuc Jang, Dong-Su Jang, Wook-Ghee Hahn, Jong-Yeol Park, Doo-Gon Kim, Chiweon Yoon, Bong-Soon Lim, ByungJun Min, Sung-Won Yun, Ji-Sang Lee, Il-Han Park, Kyung-Ryun Kim, Jeong-Yun Yun, Youse Kim, Yong-Sung Cho, Kyung-Min Kang, Sang-Hyun Joo, Jin-Young Chun, Jung-No Im, Seunghyuk Kwon, Seokjun Ham, Ansoo Park, Jae-Duk Yu, Nam-Hee Lee, Tae-Sung Lee, Moosung Kim, Hoosung Kim, Ki-Whan Song, Byung-Gil Jeon, Kihwan Choi, Jin-Man Han, Kyehyun Kyung, Youngho Lim, Young-Hyun Jun A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology. Search on Bibsonomy ISSCC The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Ik Joon Chang, Jae-Joon Kim, Keejong Kim, Kaushik Roy Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ik Joon Chang, Debabrata Mohapatra, Kaushik Roy A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications. Search on Bibsonomy IEEE Trans. Circuits Syst. Video Techn. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ik Joon Chang, Sang Phill Park, Kaushik Roy Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Ik Joon Chang, Debabrata Mohapatra, Kaushik Roy A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors. Search on Bibsonomy DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF low power SRAM, supply voltage over-scaling, graceful degradation
1Ik Joon Chang, Jae-Joon Kim, Kaushik Roy Robust level converter design for sub-threshold logic. Search on Bibsonomy ISLPED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF low power circuit design, sub-threshold logic, level converter
Displaying result #1 - #6 of 6 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.