|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 2 occurrences of 2 keywords
|
|
|
|
|
Results
Found 6 publication records. Showing 6 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Daeyeal Lee, Ik Joon Chang, Sangyong Yoon, Joonsuc Jang, Dong-Su Jang, Wook-Ghee Hahn, Jong-Yeol Park, Doo-Gon Kim, Chiweon Yoon, Bong-Soon Lim, ByungJun Min, Sung-Won Yun, Ji-Sang Lee, Il-Han Park, Kyung-Ryun Kim, Jeong-Yun Yun, Youse Kim, Yong-Sung Cho, Kyung-Min Kang, Sang-Hyun Joo, Jin-Young Chun, Jung-No Im, Seunghyuk Kwon, Seokjun Ham, Ansoo Park, Jae-Duk Yu, Nam-Hee Lee, Tae-Sung Lee, Moosung Kim, Hoosung Kim, Ki-Whan Song, Byung-Gil Jeon, Kihwan Choi, Jin-Man Han, Kyehyun Kyung, Youngho Lim, Young-Hyun Jun |
A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology.  |
ISSCC  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Ik Joon Chang, Jae-Joon Kim, Keejong Kim, Kaushik Roy |
Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V.  |
IEEE Trans. VLSI Syst.  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Ik Joon Chang, Debabrata Mohapatra, Kaushik Roy |
A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications.  |
IEEE Trans. Circuits Syst. Video Techn.  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Ik Joon Chang, Sang Phill Park, Kaushik Roy |
Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation.  |
J. Solid-State Circuits  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Ik Joon Chang, Debabrata Mohapatra, Kaushik Roy |
A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.  |
DAC  |
2009 |
DBLP DOI BibTeX RDF |
low power SRAM, supply voltage over-scaling, graceful degradation |
| 1 | Ik Joon Chang, Jae-Joon Kim, Kaushik Roy |
Robust level converter design for sub-threshold logic.  |
ISLPED  |
2006 |
DBLP DOI BibTeX RDF |
low power circuit design, sub-threshold logic, level converter |
Displaying result #1 - #6 of 6 (100 per page; Change: )
|
|