|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 19 occurrences of 18 keywords
|
|
|
|
|
Results
Found 21 publication records. Showing 21 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Rupak Majumdar, Indranil Saha, Majid Zamani |
Synthesis of Minimal Error Control Software  |
CoRR  |
2012 |
DBLP BibTeX RDF |
|
| 1 | Rupak Majumdar, Indranil Saha, K. C. Shashidhar, Zilong Wang |
CLSE: Closed-Loop Symbolic Execution.  |
NASA Formal Methods  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Rupak Majumdar, Indranil Saha, Majid Zamani |
Performance-aware scheduler synthesis for control systems.  |
EMSOFT  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Lokesh Kumar Sambasivan, Subhas Kumar Ghosh, Ranjeet Kumar Patro |
Distributed fault-tolerant topology control in wireless multi-hop networks.  |
Wireless Networks  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Janardan Misra, Suman Roy |
A Simplification of a Real-Time Verification Problem  |
CoRR  |
2010 |
DBLP BibTeX RDF |
|
| 1 | Janardan Misra, Indranil Saha |
Artificial neural networks in hardware: A survey of two decades of progress.  |
Neurocomputing  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Rupak Majumdar, Indranil Saha, Zilong Wang |
Systematic testing for control applications.  |
MEMOCODE  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Adolfo Anta Martinez, Rupak Majumdar, Indranil Saha, Paulo Tabuada |
Automatic verification of control system implementations.  |
EMSOFT  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Debapriyay Mukhopadhyay |
Security against Sybil Attack in Wireless Sensor Network through Location Verification.  |
ICDCN  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Kuntal Chakraborty, Suman Roy, B. VishnuVardhan Reddy, Venkatappaiah Kurapati, Vishesh Sharma |
An approach to reverse engineering of C programs to simulink models with conformance testing.  |
ISEC  |
2009 |
DBLP DOI BibTeX RDF |
reverse engineering, c, conformance testing, simulink |
| 1 | Indranil Saha, Debapriyay Mukhopadhyay |
Quantitative Analysis of a Probabilistic Non-repudiation Protocol through Model Checking.  |
ICISS  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Rupak Majumdar, Indranil Saha |
Symbolic Robustness Analysis.  |
IEEE Real-Time Systems Symposium  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Bhargab B. Bhattacharya, Sheng Zhang, Sharad C. Seth |
Planar Straight-Line Embedding of Double-Tree Scan Architecture on a Rectangular Grid.  |
Fundam. Inform.  |
2008 |
DBLP BibTeX RDF |
|
| 1 | Indranil Saha, Suman Roy, Kuntal Chakraborty |
Modeling and Verification of TTCAN Startup Protocol Using Synchronous Calendar.  |
SEFM  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Debapriyay Mukhopadhyay |
A Distributed Algorithm of Fault Recovery for Stateful Failover.  |
TAMC  |
2007 |
DBLP DOI BibTeX RDF |
stateful failover, verification of programs, distributed algorithm, SPIN model checker |
| 1 | Indranil Saha, Suman Roy |
A Finite State Analysis of Time-Triggered CAN (TTCAN) Protocol Using Spin.  |
ICCTA  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Janardan Misra, Suman Roy |
Timeout and Calendar Based Finite State Modeling and Verification of Real-Time Systems.  |
ATVA  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Indranil Saha, Lokesh Kumar Sambasivan, Ranjeet Kumar Patro, Subhas Kumar Ghosh |
Distributed Fault-Tolerant Topology Control in Static and Mobile Wireless Sensor Networks.  |
COMSWARE  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Debapriyay Mukhopadhyay, Indranil Saha |
Location Verification Based Defense Against Sybil Attack in Sensor Networks.  |
ICDCN  |
2006 |
DBLP DOI BibTeX RDF |
Security, Wireless Sensor Network, Triangulation, Sybil attack, Location Verification |
| 1 | Indranil Saha, Suman Roy |
A Finite State Modeling of AFDX Frame Management Using Spin.  |
FMICS/PDMC  |
2006 |
DBLP DOI BibTeX RDF |
ARINC, AFDX frame management design, fault tolerance, verification, LTL, Industrial case study, Spin model checker, finite state modeling |
| 1 | Indranil Saha, Debapriyay Mukhopadhyay, Satyajit Banerjee |
Designing Reliable Architecture for Stateful Fault Tolerance.  |
PDCAT  |
2006 |
DBLP DOI BibTeX RDF |
Stateful Failover, k-Fault Tolerance, Harary Graph, Load Balance, Network Topology |
Displaying result #1 - #21 of 21 (100 per page; Change: )
|
|