Search results for "Interconnect-Aware Design"

Searching for phrase Interconnect-Aware Design (changed automatically) with no syntactic query expansion in all metadata.

Found 2 publication records. Showing 2 according to the selection in the facets

Hits ?▲	Authors	Title	Venue	Year	Link	Author keywords
2	Andy Lambrechts, Praveen Raghavan, Murali Jayapala, Francky Catthoor, Diederik Verkest	Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor.	VLSI Design	2008	DBLP DOI BibTeX RDF	Interconnect-Aware Design, Low Power, Processor Architecture, Energy-Aware Design
1	David Goren, Michael Zelikson, Rachel Gordin, Israel A. Wagner, Anastasia Barger, Alon Amir, Betty Livshitz, Anatoly Sherman, Youri Tretiakov, Robert A. Groves, J. Park, Donald L. Jordan, Sue E. Strang, Raminderpal Singh, Carl E. Dickey, David L. Harame	On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices.	DAC	2003	DBLP DOI BibTeX RDF	modeling, interconnect, vlsi

Displaying result #1 - #2 of 2 (100 per page; Change: )

Maintained by Jörg Diederich.

Based upon DBLP by Michael Ley.