The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Ja Chun Ku" ( http://dblp.L3S.de/Authors/Ja_Chun_Ku )

  Author page on DBLP  Author page in RDF  Community of Ja Chun Ku in ASPL-2

Publication years (Num. hits)
2005 (1) 2006 (2) 2007 (8) 2008 (1) 2010 (1)
Publication types (Num. hits)
article(5) inproceedings(8)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 7 occurrences of 7 keywords

Results
Found 13 publication records. Showing 13 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Jieyi Long, Ja Chun Ku, Seda Ogrenci Memik, Yehea I. Ismail SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Yehea I. Ismail Area Optimization for Leakage Reduction and Thermal Stability in Nanometer-Scale Technologies. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Yehea I. Ismail On the Scaling of Temperature-Dependent Effects. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I. Ismail Thermal Management of On-Chip Caches Through Power Density Minimization. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Yehea I. Ismail Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Serkan Ozdemir, Arindam Mallik, Ja Chun Ku, Gokhan Memik, Yehea I. Ismail Variable latency caches for nanoscale processor. Search on Bibsonomy SC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Yehea I. Ismail Thermal-aware methodology for repeater insertion in low-power VLSI circuits. Search on Bibsonomy ISLPED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF low-power design, repeater insertion, temperature-aware design
1Ja Chun Ku, Yehea I. Ismail A Compact and Accurate Temperature-Dependent Model for CMOS Circuit Delay. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Yehea I. Ismail Attaining Thermal Integrity in Nanometer Chips. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Jieyi Long, Ja Chun Ku, Seda Ogrenci Memik, Yehea I. Ismail A self-adjusting clock tree architecture to cope with temperature variations. Search on Bibsonomy ICCAD The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I. Ismail Power density minimization for highly-associative caches in embedded processors. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2006 DBLP  DOI  BibTeX  RDF cache, embedded processor, leakage power, temperature
1Ja Chun Ku, Yehea I. Ismail Area optimization for leakage reduction and thermal stability in nanometer scale technologies. Search on Bibsonomy ASP-DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
1Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I. Ismail Thermal Management of On-Chip Caches Through Power Density Minimization. Search on Bibsonomy MICRO The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #13 of 13 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.