|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 5 occurrences of 5 keywords
|
|
|
|
|
Results
Found 12 publication records. Showing 12 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Jaydeep P. Kulkarni, Kaushik Roy |
Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design.  |
IEEE Trans. VLSI Syst.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Jaydeep P. Kulkarni, Ashish Goel, Patrick Ndai, Kaushik Roy |
A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array.  |
IEEE Trans. VLSI Syst.  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Mesut Meterelliyoz, Jaydeep P. Kulkarni, Kaushik Roy |
Analysis of SRAM and eDRAM Cache Memories Under Spatial Temperature Variations.  |
IEEE Trans. on CAD of Integrated Circuits and Systems  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Mesut Meterelliyoz, Peilin Song, Franco Stellari, Jaydeep P. Kulkarni, Kaushik Roy |
Characterization of Random Process Variations Using Ultralow-Power, High-Sensitivity, Bias-Free Sub-Threshold Process Sensor.  |
IEEE Trans. on Circuits and Systems  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Mesut Meterelliyoz, Ashish Goel, Jaydeep P. Kulkarni, Kaushik Roy |
Accurate characterization of random process variations using a robust low-voltage high-sensitivity sensor featuring replica-bias circuit.  |
ISSCC  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Ashish Goel, Patrick Ndai, Jaydeep P. Kulkarni, Kaushik Roy |
REad/access-preferred (REAP) SRAM - architecture-aware bit cell design for improved yield and lower VMIN.  |
CICC  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Kaushik Roy, Jaydeep P. Kulkarni, Sumeet Kumar Gupta |
Device/circuit interactions at 22nm technology node.  |
DAC  |
2009 |
DBLP DOI BibTeX RDF |
22 nm technology node, DG MOSFETs, scaling, SRAM, transistor sizing, FinFETs |
| 1 | Mesut Meterelliyoz, Jaydeep P. Kulkarni, Kaushik Roy |
Thermal analysis of 8-T SRAM for nano-scaled technologies.  |
ISLPED  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Jaydeep P. Kulkarni, Keejong Kim, Sang Phill Park, Kaushik Roy |
Process variation tolerant SRAM array for ultra low voltage applications.  |
DAC  |
2008 |
DBLP DOI BibTeX RDF |
Schmitt trigger SRAM, low voltage/sub-threshold SRAM, process tolerance |
| 1 | Jaydeep P. Kulkarni, Kaushik Roy |
A High Performance, Scalable Multiplexed Keeper Technique.  |
ISQED  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Jaydeep P. Kulkarni, Keejong Kim, Kaushik Roy |
A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM.  |
ISLPED  |
2007 |
DBLP DOI BibTeX RDF |
low power SRAM, low voltage SRAM, schmitt trigger, subthreshold SRAM, process variations |
| 1 | Sameer A. Kibey, Jaydeep P. Kulkarni, Piyush D. Sarode |
A Fast LSF Search Algorithm Based on Interframe Correlation in G.723.1.  |
EURASIP J. Adv. Sig. Proc.  |
2004 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #12 of 12 (100 per page; Change: )
|
|