The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Juan Antonio Clemente" ( http://dblp.L3S.de/Authors/Juan_Antonio_Clemente )

  Author page on DBLP  Author page in RDF  Community of Juan Antonio Clemente in ASPL-2

Publication years (Num. hits)
2007 (1) 2008 (2) 2010 (1) 2011 (3)
Publication types (Num. hits)
article(3) inproceedings(4)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 5 occurrences of 3 keywords

Results
Found 7 publication records. Showing 7 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Juan Antonio Clemente, Javier Resano, Carlos González, Daniel Mozos A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Juan Antonio Clemente, Vincenzo Rana, Donatella Sciuto, Ivan Beretta, David Atienza A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware. Search on Bibsonomy FPL The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Juan Antonio Clemente, Daniel Mozos, Javier Resano A Replacement Technique to Maximize Task Reuse in Reconfigurable Systems. Search on Bibsonomy IPDPS Workshops The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Juan Antonio Clemente, Carlos González, Javier Resano, Daniel Mozos A task graph execution manager for reconfigurable multi-tasking systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Javier Resano, Juan Antonio Clemente, Carlos González, Daniel Mozos, Francky Catthoor Efficiently scheduling runtime reconfigurations. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF hardware multitasking, runtime/design-time scheduling, FPGAs, Reconfigurable architectures
1Juan Antonio Clemente, Carlos González, Javier Resano, Daniel Mozos A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems. Search on Bibsonomy ReConFig The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Hardware multitasking, FPGAs, Reconfigurable architectures, Task scheduling
1Javier Resano, Juan Antonio Clemente, Carlos González, Jose Luis Garcia, Daniel Mozos HW implementation of an execution manager for reconfigurable systems. Search on Bibsonomy ERSA The full citation details ... 2007 DBLP  BibTeX  RDF
Displaying result #1 - #7 of 7 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.