|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 7 occurrences of 4 keywords
|
|
|
|
|
Results
Found 7 publication records. Showing 7 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer |
The complexity of VLSI power-delay optimization by interconnect resizing.  |
J. Comb. Optim.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer |
Interconnect Bundle Sizing Under Discrete Design Rules. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer |
Interconnect power and delay optimization by dynamic programming in gridded design rules. |
ISPD |
2010 |
DBLP DOI BibTeX RDF |
gridded design rules, interconnect sizing and spacing, power-delay optimization, dynamic programming, interconnect optimization |
| 1 | Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer |
Power-delay optimization in VLSI microprocessors by wire spacing. |
ACM Trans. Design Autom. Electr. Syst. |
2009 |
DBLP DOI BibTeX RDF |
Wire spacing, power optimization, interconnect optimization, delay-optimization |
| 1 | Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer |
Timing-aware power-optimal ordering of signals. |
ACM Trans. Design Autom. Electr. Syst. |
2008 |
DBLP DOI BibTeX RDF |
Wire ordering, wire spacing, power optimization, interconnect optimization |
| 1 | Konstantin Moiseev, Shmuel Wimer, Avinoam Kolodny |
On optimal ordering of signals in parallel wire bundles. |
Integration |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Konstantin Moiseev, Shmuel Wimer, Avinoam Kolodny |
Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing. |
ISCAS |
2006 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #7 of 7 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")