|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 6 occurrences of 6 keywords
|
|
|
|
|
Results
Found 24 publication records. Showing 24 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Koushik Chakraborty, Philip M. Wells, Gurindar S. Sohi |
Supporting Overcommitted Virtual Machines through Hardware Spin Detection.  |
IEEE Trans. Parallel Distrib. Syst.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Chakraborty, Sanghamitra Roy |
Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs.  |
IEEE Trans. VLSI Syst.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Satyajit Desai, Sanghamitra Roy, Koushik Chakraborty |
Process variation aware DRAM design using block based adaptive body biasing algorithm.  |
ISQED  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Kshitij Bhardwaj, Sanghamitra Roy, Koushik Chakraborty |
Power-Performance Yield optimization for MPSoCs using MILP.  |
ISQED  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy |
An MILP-based aging-aware routing algorithm for NoCs.  |
DATE  |
2012 |
DBLP BibTeX RDF |
|
| 1 | Sanghamitra Roy, Koushik Chakraborty |
Exploiting dynamic micro-architecture usage in gate sizing.  |
Microprocessors and Microsystems - Embedded Hardware Design  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Mandar Padmawar, Sanghamitra Roy, Koushik Chakraborty |
Microprocessor Power Supply Noise Aware Floorplanning Using a Circuit-Architectural Framework.  |
J. Low Power Electronics  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yiding Han, Koushik Chakraborty, Sanghamitra Roy, Vilasita Kuntamukkala |
Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm.  |
ACM Trans. Design Autom. Electr. Syst.  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Mandar Padmawar, Sanghamitra Roy, Koushik Chakraborty |
Integrated circuit-architectural framework for PSN aware floorplanning in microprocessors.  |
ISQED  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yiding Han, Sanghamitra Roy, Koushik Chakraborty |
Optimizing simulated annealing on GPU: A case study with IC floorplanning.  |
ISQED  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Saurabh Kothawade, Koushik Chakraborty, Sanghamitra Roy |
Analysis and mitigation of NBTI aging in register file: An end-to-end approach.  |
ISQED  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yiding Han, Koushik Chakraborty, Sanghamitra Roy, Vilasita Kuntamukkala |
A GPU Algorithm for IC Floorplanning: Specification, Analysis and Optimization.  |
VLSI Design  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Chakraborty, Sanghamitra Roy |
Topologically homogeneous power-performance heterogeneous multicore systems.  |
DATE  |
2011 |
DBLP BibTeX RDF |
|
| 1 | Yiding Han, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy |
Exploring high throughput computing paradigm for global routing.  |
ICCAD  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Chakraborty, Sanghamitra Roy |
A Novel Threshold Voltage Assignment for 3D Multicore Designs.  |
J. Low Power Electronics  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Sanghamitra Roy, Koushik Chakraborty |
A convex optimization framework for leakage aware thermal provisioning in 3D multicore architectures.  |
ISQED  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Chakraborty, Sanghamitra Roy |
Rethinking Threshold Voltage Assignment in 3D Multicore Designs.  |
VLSI Design  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Sanghamitra Roy, Koushik Chakraborty |
Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization.  |
ICCD  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Philip M. Wells, Koushik Chakraborty, Gurindar S. Sohi |
Dynamic heterogeneity and the need for multicore virtualization.  |
Operating Systems Review  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Philip M. Wells, Koushik Chakraborty, Gurindar S. Sohi |
Mixed-mode multicore reliability.  |
ASPLOS  |
2009 |
DBLP DOI BibTeX RDF |
dual-modular redundancy, multicore |
| 1 | Philip M. Wells, Koushik Chakraborty, Gurindar S. Sohi |
Adapting to intermittent faults in multicore systems.  |
ASPLOS  |
2008 |
DBLP DOI BibTeX RDF |
overcommitted system, intermittent faults |
| 1 | Philip M. Wells, Koushik Chakraborty, Gurindar S. Sohi |
Adapting to Intermittent Faults in Future Multicore Systems.  |
PACT  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Philip M. Wells, Koushik Chakraborty, Gurindar S. Sohi |
Hardware support for spin management in overcommitted virtual machines.  |
PACT  |
2006 |
DBLP DOI BibTeX RDF |
virtual machines, chip multiprocessors, synchronization overhead |
| 1 | Koushik Chakraborty, Philip M. Wells, Gurindar S. Sohi |
Computation spreading: employing hardware migration to specialize CMP cores on-the-fly.  |
ASPLOS  |
2006 |
DBLP DOI BibTeX RDF |
dynamic specialization, cache locality |
Displaying result #1 - #24 of 24 (100 per page; Change: )
|
|