|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 21 occurrences of 17 keywords
|
|
|
|
|
Results
Found 11 publication records. Showing 11 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Kubilay Atasu, Wayne Luk, Oskar Mencer, Can C. Özturan, Günhan Dündar |
FISH: Fast Instruction SyntHesis for Custom Processors.  |
IEEE Trans. VLSI Syst.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Jonathan Rohrer, Kubilay Atasu, Jan van Lunteren, Christoph Hagleitner |
Memory-efficient distribution of regular expressions for fast deep packet inspection. |
CODES+ISSS |
2009 |
DBLP DOI BibTeX RDF |
regular expression, hardware acceleration, network intrusion detection, DFA, deep packet inspection |
| 1 | Kubilay Atasu, Can C. Özturan, Günhan Dündar, Oskar Mencer, Wayne Luk |
CHIPS: Custom Hardware Instruction Processor Synthesis. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Kubilay Atasu, Oskar Mencer, Wayne Luk, Can C. Özturan, Günhan Dündar |
Fast custom instruction identification by convex subgraph enumeration. |
ASAP |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Kubilay Atasu, Robert G. Dimond, Oskar Mencer, Wayne Luk, Can C. Özturan, Günhan Dündar |
Optimizing instruction-set extensible processors under data bandwidth constraints. |
DATE |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Laura Pozzi, Kubilay Atasu, Paolo Ienne |
Exact and approximate algorithms for the extension of embedded processor instruction sets. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Kubilay Atasu, Günhan Dündar, Can C. Özturan |
An integer linear programming approach for identifying instruction-set extensions. |
CODES+ISSS |
2005 |
DBLP DOI BibTeX RDF |
integer linear, programming, ASIPs, extensible processors |
| 1 | Kubilay Atasu, Luca Breveglieri, Marco Macchetti |
Efficient AES implementations for ARM based platforms. |
SAC |
2004 |
DBLP DOI BibTeX RDF |
ARM microprocessor, AES, cache memories, code optimisation |
| 1 | Partha Biswas, Vinay Choudhary, Kubilay Atasu, Laura Pozzi, Paolo Ienne, Nikil Dutt |
Introduction of local memory elements in instruction set extensions. |
DAC |
2004 |
DBLP DOI BibTeX RDF |
ad-hoc functional units, genetic algorithm, ASIPs, coprocessors, instruction set extensions, customizable processors |
| 1 | Kubilay Atasu, Laura Pozzi, Paolo Ienne |
Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints. |
International Journal of Parallel Programming |
2003 |
DBLP DOI BibTeX RDF |
customisable processors, automatic partitioning, hardware/software codesign, instruction-set extensions |
| 1 | Kubilay Atasu, Laura Pozzi, Paolo Ienne |
Automatic application-specific instruction-set extensions under microarchitectural constraints. |
DAC |
2003 |
DBLP DOI BibTeX RDF |
customisable processors, ASIPs, codesign, instruction-set extensions |
Displaying result #1 - #11 of 11 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")