|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 1 occurrences of 1 keywords
|
|
|
|
|
Results
Found 4 publication records. Showing 4 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Srinivasaraman Chandrasekaran, Kunal Desai, Arul Sendhil, William Ng |
Self-Calibrating Equalizer for Optimal Jitter Performance Using On-chip Eye Monitoring.  |
VLSI Design  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Kunal Desai, Vijay Krishna |
Quadrature Error Compensation for Jitter Reduction in High Speed Clock and Data Recovery Circuits. |
VLSI Design |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Kunal Desai, Rajasekhar Nagulapalli, Vijay Krishna, Rajkumar Palwai, Pravin Kumar Venkatesan, Vijay Khawshe |
High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique. |
VLSI Design |
2010 |
DBLP DOI BibTeX RDF |
Clock and data recovery (CDR), CDR jitter, Phase |
| 1 | Vijay Khawshe, Kapil Vyas, Renu Rangnekar, Prateek Goyal, Vijay Krishna, Kashinath Prabhu, Pravin Kumar Venkatesan, Leneesh Raghavan, Rajkumar Palwai, M. Thrivikraman, Kunal Desai, Abhijit Abhyankar |
A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link. |
VLSI Design |
2009 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #4 of 4 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")