|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 7 occurrences of 7 keywords
|
|
|
|
|
Results
Found 15 publication records. Showing 15 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Ying Zhou, Charles J. Alpert, Zhuo Li, Cliff N. Sze, Louise Trevillyan |
Shedding Physical Synthesis Area Bloat.  |
VLSI Design  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Hua Xiang, Haoxing Ren, Louise Trevillyan, Lakshmi N. Reddy, Ruchir Puri, Minsik Cho |
Logical and physical restructuring of fan-in trees. |
ISPD |
2010 |
DBLP DOI BibTeX RDF |
symmetric-function fan-in tree, restructure, commutative |
| 1 | Louise Trevillyan, David S. Kung, Ruchir Puri, Lakshmi N. Reddy, Michael A. Kazda |
An Integrated Environment for Technology Closure of Deep-Submicron IC Designs. |
IEEE Design & Test of Computers |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | John A. Darringer, Evan E. Davidson, David J. Hathaway, Bernd Koenemann, Mark A. Lavin, Joseph K. Morrell, Khalid Rahmat, Wolfgang Roesner, Erich C. Schanzenbach, Gustavo Tellez, Louise Trevillyan |
EDA in IBM: past, present, and future. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2000 |
DBLP DOI BibTeX RDF |
|
| 1 | John A. Darringer, Daniel Brand, John V. Gerbi, William H. Joyner Jr., Louise Trevillyan |
LSS: A system for production logic synthesis. |
IBM Journal of Research and Development |
2000 |
DBLP BibTeX RDF |
|
| 1 | Reinaldo A. Bergamaschi, Salil Raje, Indira Nair, Louise Trevillyan |
Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system. |
IEEE Trans. VLSI Syst. |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay S. Iyengar, Louise Trevillyan, Pradip Bose |
Representative Traces for Processor Models with Infinite Cache. |
HPCA |
1996 |
DBLP DOI BibTeX RDF |
dynamic traces, performance evaluation, timer, processor design |
| 1 | C. Leonard Berman, Louise Trevillyan |
Global flow optimization in automatic logic design. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1991 |
DBLP DOI BibTeX RDF |
|
| 1 | Louise Trevillyan |
An Overview of Logic Synthesis Systems. |
DAC |
1987 |
DBLP DOI BibTeX RDF |
|
| 1 | Louise Trevillyan, William H. Joyner Jr., C. Leonard Berman |
Global Flow Analysis in Automatic Logic Design. |
IEEE Trans. Computers |
1986 |
DBLP DOI BibTeX RDF |
PLA's, Automatic logic design, global flow analysis, compilers, control logic |
| 1 | William H. Joyner Jr., Louise Trevillyan, Daniel Brand, Theresa A. Nix, Steven C. Gundersen |
Technology adaption in logic synthesis. |
DAC |
1986 |
DBLP DOI BibTeX RDF |
|
| 1 | John A. Darringer, Daniel Brand, William H. Joyner Jr., Louise Trevillyan, John V. Gerbi |
Production logic synthesis. |
ACM Conference on Computer Science |
1985 |
DBLP DOI BibTeX RDF |
|
| 1 | John A. Darringer, Daniel Brand, John V. Gerbi, William H. Joyner Jr., Louise Trevillyan |
LSS: A System for Production Logic Synthesis. |
IBM Journal of Research and Development |
1984 |
DBLP BibTeX RDF |
|
| 1 | John A. Darringer, William H. Joyner Jr., C. Leonard Berman, Louise Trevillyan |
Logic Synthesis Through Local Transformations. |
IBM Journal of Research and Development |
1981 |
DBLP BibTeX RDF |
|
| 1 | Frances E. Allen, J. Lawrence Carter, Janet Fabri, Jeanne Ferrante, William H. Harrison, Paul G. Loewner, Louise Trevillyan |
The Experimental Compiling System. |
IBM Journal of Research and Development |
1980 |
DBLP BibTeX RDF |
|
Displaying result #1 - #15 of 15 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")