|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 16 occurrences of 14 keywords
|
|
|
|
|
Results
Found 13 publication records. Showing 13 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Michael D. Adams 0001, David S. Wise |
Seven at one stroke: results from a cache-oblivious paradigm for scalable matrix algorithms.  |
Memory System Performance and Correctness  |
2006 |
DBLP DOI BibTeX RDF |
Morton-hybrid, parallel processing, paging, quadtrees, Cholesky factorization, cache misses, TLB |
| 1 | Mark Aiken, Manuel Fähndrich, Chris Hawblitzel, Galen C. Hunt, James R. Larus |
Deconstructing process isolation. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
hardware isolated process (HIP), hardware protection domain, software isolated process (SIP), singularity |
| 1 | Jinzhan Peng, Guei-Yuan Lueh, Gansha Wu, Xiaogang Gou, Ryan Rakvic |
A comprehensive study of hardware/software approaches to improve TLB performance for java applications on embedded systems. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
TLB performance, Java, embedded system |
| 1 | Gregory Buehrer, Yen-Kuang Chen, Srinivasan Parthasarathy, Anthony D. Nguyen, Amol Ghoting, Daehyun Kim |
Efficient pattern mining on shared memory systems: implications for chip multiprocessor architectures. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Shoaib Kamil, Kaushik Datta, Samuel Williams, Leonid Oliker, John Shalf, Katherine A. Yelick |
Implicit and explicit optimizations for stencil computations. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | David A. Wood |
Keynote talk challenges in chip multiprocessor memory systems. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Melissa E. O'Neill, F. Warren Burton |
Smarter garbage collection with simplifiers. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
lightweight daemon, simplifier, weak pointer, finalizer |
| 1 | Lei Jin, Hyunjin Lee, Sangyeun Cho |
A flexible data to L2 cache mapping approach for future multicore processors. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
non-uniform cache architecture (NUCA), page allocation |
| 1 | Mojtaba Mehrara, Todd M. Austin |
Reliability-aware data placement for partial memory protection in embedded processors. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
memory lifetime, partial memory protection, selective data placement, embedded systems, soft errors |
| 1 | Kunal Agrawal, Charles E. Leiserson, Jim Sukha |
Memory models for open-nested transactions. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Dan Grossman, Jeremy Manson, William Pugh |
What do high-level memory models mean for transactions? |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Antony L. Hosking, Ali-Reza Adl-Tabatabai (eds.) |
Proceedings of the 2006 workshop on Memory System Performance and Correctness, San Jose, California, USA, October 11, 2006 |
Memory System Performance and Correctness |
2006 |
DBLP BibTeX RDF |
|
| 1 | Benjamin Hindman, Dan Grossman |
Atomicity via source-to-source translation. |
Memory System Performance and Correctness |
2006 |
DBLP DOI BibTeX RDF |
Java, transactional memory, concurrent programming, atomicity |
Displaying result #1 - #13 of 13 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")