|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 8 occurrences of 8 keywords
|
|
|
|
|
Results
Found 12 publication records. Showing 12 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Michael Deisher, Mikhail Smelyanskiy, Brian Nickerson, Victor W. Lee, Michael Chuvelev, Pradeep Dubey |
Designing and dynamically load balancing hybrid LU for multi/many-core.  |
Computer Science - R&D  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Daehyun Kim, Joshua Trzasko, Mikhail Smelyanskiy, Clifton Haider, Pradeep Dubey, Armando Manduca |
High-Performance 3D Compressive Sensing MRI Reconstruction Using Many-Core Architectures. |
Int. J. Biomedical Imaging |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Mikhail Smelyanskiy, Karthikeyan Vaidyanathan, Jee Choi, Bálint Joó, Jatin Chhugani, Michael A. Clark, Pradeep Dubey |
High-performance lattice QCD for multi-core based parallel systems using a cache-friendly hybrid threaded-MPI approach. |
SC |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Victor W. Lee, Changkyu Kim, Jatin Chhugani, Michael Deisher, Daehyun Kim, Anthony D. Nguyen, Nadathur Satish, Mikhail Smelyanskiy, Srinivas Chennupaty, Per Hammarlund, Ronak Singhal, Pradeep Dubey |
Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU. |
ISCA |
2010 |
DBLP DOI BibTeX RDF |
cpu architecture, gpu architecture, throughput computing, performance analysis, performance measurement, software optimization |
| 1 | Mikhail Smelyanskiy, David Holmes, Jatin Chhugani, Alan Larson, Doug Carmean, Dennis P. Hanson, Pradeep Dubey, Kurt Augustine, Daehyun Kim, Alan Kyker, Victor W. Lee, Anthony D. Nguyen, Larry Seiler, Richard A. Robb |
Mapping High-Fidelity Volume Rendering for Medical Imaging to CPU, GPU and Many-Core Architectures. |
IEEE Trans. Vis. Comput. Graph. |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Sanjeev Kumar, Daehyun Kim, Mikhail Smelyanskiy, Yen-Kuang Chen, Jatin Chhugani, Christopher J. Hughes, Changkyu Kim, Victor W. Lee, Anthony D. Nguyen |
Atomic Vector Operations on Chip Multiprocessors. |
ISCA |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Mikhail Smelyanskiy, Victor W. Lee, Daehyun Kim, Anthony D. Nguyen, Pradeep Dubey |
Scaling performance of interior-point method on large-scale chip multiprocessor system. |
SC |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson |
Probabilistic Predicate-Aware Modulo Scheduling. |
CGO |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, Hsien-Hsin S. Lee |
Predicate-Aware Scheduling: A Technique for Reducing Resource Constraints. |
CGO |
2003 |
DBLP DOI BibTeX RDF |
predicate analysis, software pipelining, instruction scheduling, VLIW processor, resource utilization, predicated execution |
| 1 | Kevin Fan, Nathan Clark, Michael L. Chu, K. V. Manjunath, Rajiv A. Ravindran, Mikhail Smelyanskiy, Scott A. Mahlke |
Systematic Register Bypass Customization for Application-Specific Processors. |
ASAP |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, Gary S. Tyson |
Stack Value File: Custom Microarchitecture for the Stack. |
HPCA |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Mikhail Smelyanskiy, Gary S. Tyson, Edward S. Davidson |
Register Queues: A New Hardware/Software Approach to Efficient Software Pipelining. |
IEEE PACT |
2000 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #12 of 12 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")