|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 18 occurrences of 18 keywords
|
|
|
|
|
Results
Found 23 publication records. Showing 23 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Claudio Passerone, Claudio Sansoè, Luciano Lavagno, Patrick C. McGeer, Jonathan Martin, Roberto Passerone, Alberto L. Sangiovanni-Vincentelli |
Modeling reactive systems in Java.  |
ACM Trans. Design Autom. Electr. Syst.  |
1998 |
DBLP DOI BibTeX RDF |
simulation, Java, prototyping, high level design |
| 1 | Masahiro Fujita, Patrick C. McGeer, Jerry Chih-Yuan Yang |
Multi-Terminal Binary Decision Diagrams: An Efficient Data Structure for Matrix Representation.  |
Formal Methods in System Design  |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Masahiro Fujita, Patrick C. McGeer |
Introduction to the Special Issue on Multi-Terminal Binary Decision Diagrams.  |
Formal Methods in System Design  |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Luca P. Carloni, Patrick C. McGeer, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli |
Trace driven logic synthesis&mdashapplication to power minimization.  |
ICCAD  |
1997 |
DBLP DOI BibTeX RDF |
Low Power, Logic Synthesis |
| 1 | Alberto L. Sangiovanni-Vincentelli, Patrick C. McGeer, Alexander Saldanha |
Verification of Electronic Systems.  |
DAC  |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Luciano Lavagno, Patrick C. McGeer, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli |
Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool.  |
DAC  |
1995 |
DBLP DOI BibTeX RDF |
|
| 1 | Patrick C. McGeer, Kenneth L. McMillan, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli, Patrick Scaglia |
Fast discrete function evaluation using decision diagrams.  |
ICCAD  |
1995 |
DBLP DOI BibTeX RDF |
address lookups, cycle-based logic simulation, decision-diagram based function evaluation, fast discrete function evaluation, latch ports, orders-of-magnitude potential speedup, output ports, logic design, memory hierarchy, logic CAD, decision theory, circuit analysis computing, memory bandwidth, table lookup, digital circuits, logic simulators, logic function, function evaluation, multi-valued decision diagrams |
| 1 | Alexander Saldanha, Heather Harkness, Patrick C. McGeer, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
Performance Optimization Using Exact Sensitization.  |
DAC  |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Patrick C. McGeer, Steven Trimberger, Erik Carlson, Dave Hightower, Ulrich Lauther, Alberto L. Sangiovanni-Vincentelli |
DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel).  |
DAC  |
1994 |
DBLP DOI BibTeX RDF |
|
| 1 | Masahiro Fujita, Jerry Chih-Yuan Yang, Edmund M. Clarke, Xudong Zhao, Patrick C. McGeer |
Fast Spectrum Computation for Logic Functions using Binary Decision Diagrams.  |
ISCAS  |
1994 |
DBLP BibTeX RDF |
|
| 1 | Patrick C. McGeer, Jagesh V. Sanghavi, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
ESPRESSO-SIGNATURE: a new exact minimizer for logic functions.  |
IEEE Trans. VLSI Syst.  |
1993 |
DBLP DOI BibTeX RDF |
|
| 1 | Patrick C. McGeer, Jagesh V. Sanghavi, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
Espresso-Signature: A New Exact Minimizer for Logic Functions.  |
DAC  |
1993 |
DBLP DOI BibTeX RDF |
|
| 1 | Yusuke Matsunaga, Patrick C. McGeer, Robert K. Brayton |
On Computing the Transitive Closure of a State Transition Relation.  |
DAC  |
1993 |
DBLP DOI BibTeX RDF |
|
| 1 | Patrick C. McGeer, Jagesh V. Sanghavi, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
Minimization of Logic Functions Using Essential Signature Sets.  |
VLSI Design  |
1993 |
DBLP BibTeX RDF |
|
| 1 | Paul T. Gutwin, Patrick C. McGeer, Robert K. Brayton |
Delay Prediction for Technology-Independent Logic Equations.  |
ICCD  |
1992 |
DBLP BibTeX RDF |
|
| 1 | Patrick C. McGeer, Alexander Saldanha, Paul R. Stephan, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions.  |
ICCAD  |
1991 |
DBLP BibTeX RDF |
|
| 1 | Patrick C. McGeer, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli, Sartaj Sahni |
Performance Enhancement through the Generalized Bypass Transform.  |
ICCAD  |
1991 |
DBLP BibTeX RDF |
|
| 1 | Patrick C. McGeer |
Robust Path Delay-Fault Testability on Dynamic CMOS Circuits.  |
ICCD  |
1991 |
DBLP BibTeX RDF |
|
| 1 | Patrick C. McGeer, Robert K. Brayton |
Timing Analysis in Precharge/Unate Networks.  |
DAC  |
1990 |
DBLP DOI BibTeX RDF |
|
| 1 | Patrick C. McGeer, Robert K. Brayton |
Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network.  |
DAC  |
1989 |
DBLP DOI BibTeX RDF |
|
| 1 | Patrick C. McGeer, Robert K. Brayton |
Efficient Prime Factorization of Logic Expressions.  |
DAC  |
1989 |
DBLP DOI BibTeX RDF |
|
| 1 | Carl Ponder, Patrick C. McGeer, Anthony P.-C. Ng |
Are applicative languages inefficient?  |
SIGPLAN Notices  |
1988 |
DBLP DOI BibTeX RDF |
|
| 1 | William R. Bush, Gino Cheng, Patrick C. McGeer, Alvin M. Despain |
Experience with Prolog as a Hardware Specification Language.  |
SLP  |
1987 |
DBLP BibTeX RDF |
|
Displaying result #1 - #23 of 23 (100 per page; Change: )
|
|