The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Patrick Ndai" ( http://dblp.L3S.de/Authors/Patrick_Ndai )

  Author page on DBLP  Author page in RDF  Community of Patrick Ndai in ASPL-2

Publication years (Num. hits)
2005-2011 (12)
Publication types (Num. hits)
article(5) inproceedings(7)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 3 occurrences of 3 keywords

Results
Found 12 publication records. Showing 12 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Jaydeep P. Kulkarni, Ashish Goel, Patrick Ndai, Kaushik Roy A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jing Li, Patrick Ndai, Ashish Goel, Sayeef S. Salahuddin, Kaushik Roy Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Patrick Ndai, Nauman Rafique, Mithuna Thottethodi, Swaroop Ghosh, Swarup Bhunia, Kaushik Roy Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Patrick Ndai, Ashish Goel, Kaushik Roy A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Ashish Goel, Patrick Ndai, Jaydeep P. Kulkarni, Kaushik Roy REad/access-preferred (REAP) SRAM - architecture-aware bit cell design for improved yield and lower VMIN. Search on Bibsonomy CICC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Jing Li, Patrick Ndai, Ashish Goel, Haixin Liu, Kaushik Roy An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective. Search on Bibsonomy ASP-DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Patrick Ndai, Swarup Bhunia, Amit Agarwal, Kaushik Roy Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Variable-cycle functional unit, speed binning, Scheduling, process variation, Superscalar Processors
1Swaroop Ghosh, Jung Hwan Choi, Patrick Ndai, Kaushik Roy O2C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors. Search on Bibsonomy ISLPED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Swaroop Ghosh, Patrick Ndai, Kaushik Roy A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking. Search on Bibsonomy DATE The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Patrick Ndai, Shih-Lien Lu, Dinesh Somasekhar, Kaushik Roy Fine-Grained Redundancy in Adders. Search on Bibsonomy ISQED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Swaroop Ghosh, Patrick Ndai, Swarup Bhunia, Kaushik Roy Tolerance to Small Delay Defects by Adaptive Clock Stretching. Search on Bibsonomy IOLTS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Patrick Ndai, Amit Agarwal, Qikai Chen, Kaushik Roy A Soft Error Monitor Using Switching Current Detection. Search on Bibsonomy ICCD The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #12 of 12 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.