|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 11 occurrences of 10 keywords
|
|
|
|
|
Results
Found 7 publication records. Showing 7 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Jarrod A. Roy, Aaron N. Ng, Rajat Aggarwal, Venky Ramachandran, Igor L. Markov |
Solving modern mixed-size placement instances.  |
Integration  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Taneem Ahmed, Paul D. Kundarewich, Jason Helge Anderson, Brad L. Taylor, Rajat Aggarwal |
Architecture-specific packing for virtex-5 FPGAs. |
FPGA |
2008 |
DBLP DOI BibTeX RDF |
optimization, performance, FPGAs, field-programmable gate arrays, power, placement, packing |
| 1 | Aaron N. Ng, Igor L. Markov, Rajat Aggarwal, Venky Ramachandran |
Solving hard instances of floorplacement. |
ISPD |
2006 |
DBLP DOI BibTeX RDF |
floorplacement, benchmarks, placement, floorplanning, RTL, circuit layout |
| 1 | Panneerselvam Kolandaivel, Rajat Aggarwal |
A Novel Earthquake Mitigation Information expert System: EMIS. |
CCECE |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | George Karypis, Rajat Aggarwal, Vipin Kumar, Shashi Shekhar |
Multilevel hypergraph partitioning: applications in VLSI domain. |
IEEE Trans. VLSI Syst. |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | George Karypis, Rajat Aggarwal, Vipin Kumar, Shashi Shekhar |
Multilevel Hypergraph Partitioning: Application in VLSI Domain. |
DAC |
1997 |
DBLP DOI BibTeX RDF |
|
| 1 | Rajat Aggarwal, Rajeev Murgai, Masahiro Fujita |
Speeding up technology-independent timing optimization by network partitioning. |
ICCAD |
1997 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #7 of 7 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")