The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for phrase Refinement design (changed automatically) with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1990-2007 (9)
Publication types (Num. hits)
article(1) inproceedings(8)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 10 occurrences of 10 keywords

Results
Found 9 publication records. Showing 9 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
2Françoise Bellegarde, Christophe Darlot, Jacques Julliand, Olga Kouchnarenko Reformulate Dynamic Properties during B Refinement and Forget Variants and Loop Invariants. Search on Bibsonomy ZB The full citation details ... 2000 DBLP  DOI  BibTeX  RDF B Refinement Design, Verification, Specification, Dynamic properties, Event Systems
1Takashi Kinoshima, Kazutaka Kobayashi, Nurul Azma Zakaria, Masahiro Kimura, Noriko Matsumoto, Norihiko Yoshida Communication Model Exploration for Distributed Embedded Systems and System Level Interpretations. Search on Bibsonomy EUC Workshops The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Event-Triggered Communication, Time-Triggered Communication, Stepwise Refinement Design, Model-Driven Architecture, Distributed Embedded Systems
1Christophe Alexandre, Marek Sroka, Hugo Clément, Christian Masson Zephyr: A Static Timing Analyzer Integrated in a Trans-hierarchical Refinement Design Flow. Search on Bibsonomy PATMOS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
1Samir Chouali, Jacques Julliand, Pierre-Alain Masson, Françoise Bellegarde PLTL-partitioned model checking for reactive systems under fairness assumptions. Search on Bibsonomy ACM Trans. Embedded Comput. Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF PLTL model checking, Refinement design, fairness assumptions, out-of-core model checking
1Satoshi Yamane Timed Weak Simulation Verification and Its Application to Stepwise Refinement of Real-Time Software. Search on Bibsonomy EUC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
1Andrea Ferrara Web services: a process algebra approach. Search on Bibsonomy ICSOC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF web services, formal methods, process algebra, BPEL4WS
1Marcello Coppola, Stephane Curaba, Miltos D. Grammatikakis, Giuseppe Maruccia, Francesco Papariello OCCN: A Network-On-Chip Modeling and Simulation Framework. Search on Bibsonomy DATE The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
1Ansgar Bredenfeld, Jörg Wilberg Model Based Multi-Level Prototyping. (PDF / PS) Search on Bibsonomy IEEE International Workshop on Rapid System Prototyping The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
1Luís Ferreira Pires, Wanderley Lopes de Souza Step-wise Refinement Design Example Using LOTOS. Search on Bibsonomy FORTE The full citation details ... 1990 DBLP  BibTeX  RDF
Displaying result #1 - #9 of 9 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.