|
Results
Found 9 publication records. Showing 9 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 2 | Françoise Bellegarde, Christophe Darlot, Jacques Julliand, Olga Kouchnarenko |
Reformulate Dynamic Properties during B Refinement and Forget Variants and Loop Invariants.  |
ZB  |
2000 |
DBLP DOI BibTeX RDF |
B Refinement Design, Verification, Specification, Dynamic properties, Event Systems |
| 1 | Takashi Kinoshima, Kazutaka Kobayashi, Nurul Azma Zakaria, Masahiro Kimura, Noriko Matsumoto, Norihiko Yoshida |
Communication Model Exploration for Distributed Embedded Systems and System Level Interpretations.  |
EUC Workshops  |
2007 |
DBLP DOI BibTeX RDF |
Event-Triggered Communication, Time-Triggered Communication, Stepwise Refinement Design, Model-Driven Architecture, Distributed Embedded Systems |
| 1 | Christophe Alexandre, Marek Sroka, Hugo Clément, Christian Masson |
Zephyr: A Static Timing Analyzer Integrated in a Trans-hierarchical Refinement Design Flow.  |
PATMOS  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Samir Chouali, Jacques Julliand, Pierre-Alain Masson, Françoise Bellegarde |
PLTL-partitioned model checking for reactive systems under fairness assumptions.  |
ACM Trans. Embedded Comput. Syst.  |
2005 |
DBLP DOI BibTeX RDF |
PLTL model checking, Refinement design, fairness assumptions, out-of-core model checking |
| 1 | Satoshi Yamane |
Timed Weak Simulation Verification and Its Application to Stepwise Refinement of Real-Time Software.  |
EUC  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Andrea Ferrara |
Web services: a process algebra approach.  |
ICSOC  |
2004 |
DBLP DOI BibTeX RDF |
web services, formal methods, process algebra, BPEL4WS |
| 1 | Marcello Coppola, Stephane Curaba, Miltos D. Grammatikakis, Giuseppe Maruccia, Francesco Papariello |
OCCN: A Network-On-Chip Modeling and Simulation Framework.  |
DATE  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Ansgar Bredenfeld, Jörg Wilberg |
Model Based Multi-Level Prototyping. (PDF / PS)  |
IEEE International Workshop on Rapid System Prototyping  |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | Luís Ferreira Pires, Wanderley Lopes de Souza |
Step-wise Refinement Design Example Using LOTOS.  |
FORTE  |
1990 |
DBLP BibTeX RDF |
|
Displaying result #1 - #9 of 9 (100 per page; Change: )
|