Search    Browse

The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Ronak Singhal" ( http://dblp.L3S.de/Authors/Ronak_Singhal )

  Author page on DBLP  Author page in RDF  Community of Ronak Singhal in ASPL-2

Publication years (Num. hits)
2010 (2) 2011 (1)
Publication types (Num. hits)
inproceedings(3)
Venues (Conferences, Journals, ...)
Conf. Computing Frontiers(1) FPGA(1) ISCA(1)
Authors
Ronak Singhal(3) Ethan Schuchman(2) Gautham N. Chinya(2) Hong Wang 0003(2) Jamison D. Collins(2) Per Hammarlund(2) Amit Kumar(1) Anthony D. Nguyen(1) Changkyu Kim(1) Daehyun Kim(1) David R. Ditzel(1) Franz Olbrich(1) Gerolf Hoflehner(1) Graham Schelle(1) Guilherme Ottoni(1) Jatin Chhugani(1) More (+10 of total 28)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 5 occurrences of 5 keywords
Results
Found 3 publication records. Showing 3 according to the selection in the facets
Hits ?▲ Authors Title Venue Year Link Author keywords
1Guilherme Ottoni, Gautham N. Chinya, Gerolf Hoflehner, Jamison D. Collins, Amit Kumar, Ethan Schuchman, David R. Ditzel, Ronak Singhal, Hong Wang 0003 AstroLIT: enabling simulation-based microarchitecture comparison between Intel® and Transmeta designs. Search on Bibsonomy Conf. Computing Frontiers The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Victor W. Lee, Changkyu Kim, Jatin Chhugani, Michael Deisher, Daehyun Kim, Anthony D. Nguyen, Nadathur Satish, Mikhail Smelyanskiy, Srinivas Chennupaty, Per Hammarlund, Ronak Singhal, Pradeep Dubey Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU. Search on Bibsonomy ISCA The full citation details ... 2010 DBLP  DOI  BibTeX  RDF cpu architecture, gpu architecture, throughput computing, performance analysis, performance measurement, software optimization
1Graham Schelle, Jamison D. Collins, Ethan Schuchman, Perry H. Wang, Xiang Zou, Gautham N. Chinya, Ralf Plate, Thorsten Mattner, Franz Olbrich, Per Hammarlund, Ronak Singhal, Jim Brayton, Sebastian Steibl, Hong Wang 0003 Intel nehalem processor core made FPGA synthesizable. Search on Bibsonomy FPGA The full citation details ... 2010 DBLP  DOI  BibTeX  RDF intel nehalem, synthesizable core, fpga, emulator
Displaying result #1 - #3 of 3 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.