|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 4 occurrences of 4 keywords
|
|
|
|
|
Results
Found 13 publication records. Showing 13 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 3 | Xiaochen Guo, Engin Ipek, Tolga Soyata |
Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing.  |
ISCA  |
2010 |
DBLP DOI BibTeX RDF |
STT-MRAM, power-efficiency |
| 3 | Wei Xu, Yiran Chen, Xiaobin Wang, Tong Zhang |
Improving STT MRAM storage density through smaller-than-worst-case transistor sizing.  |
DAC  |
2009 |
DBLP DOI BibTeX RDF |
STT MRAM, defect tolerance, transistor sizing |
| 3 | Jing Li, Charles Augustine, Sayeef S. Salahuddin, Kaushik Roy |
Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement.  |
DAC  |
2008 |
DBLP DOI BibTeX RDF |
STT MRAM, yield |
| 2 | Jing Li, Patrick Ndai, Ashish Goel, Haixin Liu, Kaushik Roy |
An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective.  |
ASP-DAC  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Jisu Kim, Kyungho Ryu, Seung-Hyuk Kang, Seong-Ook Jung |
A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM).  |
IEEE Trans. VLSI Syst.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | W. S. Zhao, T. Devolder, Yahya Lakys, Jacques-Olivier Klein, Claude Chappert, Pascale Mazoyer |
Design considerations and strategies for high-reliable STT-MRAM.  |
Microelectronics Reliability  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Karthik Swaminathan, Ravindhiran Mukundrajan, Niranjan Soundararajan, Vijaykrishnan Narayanan |
Towards Resilient Micro-architectures: Datapath Reliability Enhancement Using STT-MRAM.  |
ISVLSI  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yiming Huai, Yuchen Zhou, Ioan Tudosa, Roger Malmhall, Rajiv Ranjan, Jing Zhang |
Progress and outlook for STT-MRAM.  |
ICCAD  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Jisu Kim, Jee-Hwan Song, Seung-Hyuk Kang, Sei-Seung Yoon, Seong-Ook Jung |
Design Methodologies for STT-MRAM (Spin-Torque Transfer Magnetic Random Access Memory) Sensing Circuits.  |
IEICE Transactions  |
2010 |
DBLP BibTeX RDF |
|
| 1 | Jing Li, Patrick Ndai, Ashish Goel, Sayeef S. Salahuddin, Kaushik Roy |
Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective.  |
IEEE Trans. VLSI Syst.  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | David Halupka, S. Huda, W. Song, Ali Sheikholeslami, K. Tsunoda, C. Yoshida, M. Aoki |
Negative-resistance read and write schemes for STT-MRAM in 0.13µm CMOS.  |
ISSCC  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Weisheng Zhao, Eric Belhaire, Claude Chappert, Pascale Mazoyer |
Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit.  |
ACM Trans. Embedded Comput. Syst.  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Yoshiaki Asao, Masayoshi Iwayama, Kenji Tsuchida, Akihiro Nitayama, Hiroaki Yoda, Hisanori Aikawa, Sumio Ikegawa, Tatsuya Kishi |
A Statistical Model for Assessing the Fault Tolerance of Variable Switching Currents for a 1Gb Spin Transfer Torque Magnetoresistive Random Access Memory.  |
DFT  |
2008 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #13 of 13 (100 per page; Change: )
|
|