The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Sanghamitra Roy" ( http://dblp.L3S.de/Authors/Sanghamitra_Roy )

  Author page on DBLP  Author page in RDF  Community of Sanghamitra Roy in ASPL-2

Publication years (Num. hits)
2003-2011 (22) 2012 (4)
Publication types (Num. hits)
article(8) inproceedings(18)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 8 occurrences of 7 keywords

Results
Found 26 publication records. Showing 26 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Koushik Chakraborty, Sanghamitra Roy Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Satyajit Desai, Sanghamitra Roy, Koushik Chakraborty Process variation aware DRAM design using block based adaptive body biasing algorithm. Search on Bibsonomy ISQED The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Kshitij Bhardwaj, Sanghamitra Roy, Koushik Chakraborty Power-Performance Yield optimization for MPSoCs using MILP. Search on Bibsonomy ISQED The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy An MILP-based aging-aware routing algorithm for NoCs. Search on Bibsonomy DATE The full citation details ... 2012 DBLP  BibTeX  RDF
1Sanghamitra Roy, Koushik Chakraborty Exploiting dynamic micro-architecture usage in gate sizing. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Mandar Padmawar, Sanghamitra Roy, Koushik Chakraborty Microprocessor Power Supply Noise Aware Floorplanning Using a Circuit-Architectural Framework. Search on Bibsonomy J. Low Power Electronics The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yiding Han, Koushik Chakraborty, Sanghamitra Roy, Vilasita Kuntamukkala Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Mandar Padmawar, Sanghamitra Roy, Koushik Chakraborty Integrated circuit-architectural framework for PSN aware floorplanning in microprocessors. Search on Bibsonomy ISQED The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yiding Han, Sanghamitra Roy, Koushik Chakraborty Optimizing simulated annealing on GPU: A case study with IC floorplanning. Search on Bibsonomy ISQED The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Saurabh Kothawade, Koushik Chakraborty, Sanghamitra Roy Analysis and mitigation of NBTI aging in register file: An end-to-end approach. Search on Bibsonomy ISQED The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yiding Han, Koushik Chakraborty, Sanghamitra Roy, Vilasita Kuntamukkala A GPU Algorithm for IC Floorplanning: Specification, Analysis and Optimization. Search on Bibsonomy VLSI Design The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Koushik Chakraborty, Sanghamitra Roy Topologically homogeneous power-performance heterogeneous multicore systems. Search on Bibsonomy DATE The full citation details ... 2011 DBLP  BibTeX  RDF
1Yiding Han, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy Exploring high throughput computing paradigm for global routing. Search on Bibsonomy ICCAD The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Koushik Chakraborty, Sanghamitra Roy A Novel Threshold Voltage Assignment for 3D Multicore Designs. Search on Bibsonomy J. Low Power Electronics The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Koushik Chakraborty A convex optimization framework for leakage aware thermal provisioning in 3D multicore architectures. Search on Bibsonomy ISQED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Koushik Chakraborty, Sanghamitra Roy Rethinking Threshold Voltage Assignment in 3D Multicore Designs. Search on Bibsonomy VLSI Design The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Koushik Chakraborty Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization. Search on Bibsonomy ICCD The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Yu Hen Hu, Charlie Chung-Ping Chen, Shih-Pin Hung, Tse-Yu Chiang, Jiuan-Guei Tseng An optimal algorithm for sizing sequential circuits for industrial library based designs. Search on Bibsonomy ASP-DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Weijen Chen, Charlie Chung-Ping Chen, Yu Hen Hu Numerically Convex Forms and Their Application in Gate Sizing. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Charlie Chung-Ping Chen SmartSmooth: A linear time convexity preserving smoothing algorithm for numerically convex data with application to VLSI design. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Charlie Chung-Ping Chen ConvexSmooth: A simultaneous convex fitting and smoothing algorithm for convex optimization problems. Search on Bibsonomy ISQED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
1Sanghamitra Roy, Prith Banerjee An Algorithm for Trading Off Quantization Error with Hardware Resources for MATLAB-Based FPGA Design. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2005 DBLP  DOI  BibTeX  RDF field programmable gate arrays, Automation, quantization, floating-point arithmetic, fixed-point arithmetic
1Sanghamitra Roy, Weijen Chen ConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing. Search on Bibsonomy ICCAD The full citation details ... 2005 DBLP  BibTeX  RDF
1Sanghamitra Roy, Prithviraj Banerjee An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design. Search on Bibsonomy DAC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF quantization, quantizer, floating point, fixed point
1Sanghamitra Roy, Debjit Sinha, Prithviraj Banerjee An algorithm for trading off quantization error with hardware resources for MATLAB based FPGA design. Search on Bibsonomy FPGA The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
1Biswajit Sarkar, Sanghamitra Roy, Debranjan Sarkar Hierarchical representation of digitized curves through dominant point detection. Search on Bibsonomy Pattern Recognition Letters The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #26 of 26 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.