|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
No Growbag Graphs found.
|
|
|
|
|
Results
Found 38 publication records. Showing 38 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Sergio Saponara |
Real-time and low-power processing of 3D direct/inverse discrete cosine transform for low-complexity video codec.  |
J. Real-Time Image Processing  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Mauro Turturici, Sergio Saponara, Luca Fanucci, Emilio Franchi |
Low-power embedded system for real-time correction of fish-eye automotive cameras.  |
DATE  |
2012 |
DBLP BibTeX RDF |
|
| 1 | M. Brandl, H. Gall, M. Wenger, V. Lorentz, M. Giegerich, Federico Baronti, Gabriele Fantechi, Luca Fanucci, Roberto Roncella, Roberto Saletti, Sergio Saponara, A. Thaler, M. Cifrain, W. Prochazka |
Batteries and battery management systems for electric vehicles.  |
DATE  |
2012 |
DBLP BibTeX RDF |
|
| 1 | Sergio Saponara, Luca Fanucci, Marcello Coppola |
Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects.  |
Microprocessors and Microsystems - Embedded Hardware Design  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Tommaso Baldetti, Luca Fanucci, Emilio Volpi, Francesco D'Ascoli |
Design of an Integrated Scanning Micromirror Driver in BCD Technology.  |
Journal of Circuits, Systems, and Computers  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Gianluca Casarosa, Peter Hambloch, Francesco Ciuchi, Luca Fanucci, Bruno Sarti |
Modeling, Sensitivity Analysis, and Prototyping of Low-g Acceleration Acquisition Systems for Spacecraft Testing and Environmental-Noise Measurements.  |
IEEE T. Instrumentation and Measurement  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Esa Petri, Luca Fanucci, Pierangelo Terreni |
Sensor Modeling, Low-Complexity Fusion Algorithms, and Mixed-Signal IC Prototyping for Gas Measures in Low-Emission Vehicles.  |
IEEE T. Instrumentation and Measurement  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Alessandro Fonte, Sergio Saponara, Giancarlo Pinto, Bruno Neri |
Feasibility study and on-chip antenna for fully integrated μRFID tag at 60 GHz in 65 nm CMOS SOI.  |
RFID-TA  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Giuseppe Pasetti, Nico Costantino, Francesco Tinfena, Riccardo Serventi, Paolo D'Abramo, Sergio Saponara, Luca Fanucci |
Characterization of an Intelligent Power Switch for LED driving with control of wiring parasitics effects.  |
DATE  |
2011 |
DBLP BibTeX RDF |
|
| 1 | Sergio Saponara, Maurizio Martina, Michele Casula, Luca Fanucci, Guido Masera |
Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding.  |
Microprocessors and Microsystems - Embedded Hardware Design  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Tommaso Baldetti, Luca Fanucci |
A Cost-Effective 10-Bit D/A Converter for Digital-Input MOEMS Micromirror Actuation.  |
VLSI Design  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Pierluigi Nuzzo, Paolo D'Abramo, Luca Fanucci |
Design Methodologies and Innovative Architectures for Mixed-Signal Embedded Systems.  |
EURASIP J. Emb. Sys.  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Pierangelo Terreni |
Mixed-Signal Architectures for High-Efficiency and Low-Distortion Digital Audio Processing and Power Amplification.  |
EURASIP J. Emb. Sys.  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Stefano Marsi, Sergio Saponara |
Integrated video motion estimator with Retinex-like pre-processing for robust motion analysis in automotive scenarios: algorithmic and real-time architecture design.  |
J. Real-Time Image Processing  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Nicola E. L'Insalata, Luca Fanucci |
Low-complexity FFT/IFFT IP hardware macrocells for OFDM and MIMO-OFDM CMOS transceivers.  |
Microprocessors and Microsystems - Embedded Hardware Design  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Pierluigi Nuzzo, Claudio Nani, Geert Van der Plas, Luca Fanucci |
Architectural Exploration and Design of Time-Interleaved SAR Arrays for Low-Power and High Speed A/D Converters.  |
IEICE Transactions  |
2009 |
DBLP BibTeX RDF |
|
| 1 | Nicola E. L'Insalata, Sergio Saponara, Luca Fanucci, Pierangelo Terreni |
Automatic Synthesis of Cost Effective FFT/IFFT Cores for VLSI OFDM Systems.  |
IEICE Transactions  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Michele Casula, Luca Fanucci |
ASIP-based reconfigurable architectures for power-efficient and real-time image/video processing.  |
J. Real-Time Image Processing  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Francesco Vitullo, Nicola E. L'Insalata, Esa Petri, Sergio Saponara, Luca Fanucci, Michele Casula, Riccardo Locatelli, Marcello Coppola |
Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip.  |
IEEE Trans. Computers  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Nicola E. L'Insalata, Tony Bacchillone, Esa Petri, Iacopo Del Corona, Luca Fanucci |
Hardware/Software FPGA-based Network Emulator for High-speed On-board Communications.  |
DSD  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Francesco Vitullo, Riccardo Locatelli, Philippe Teninge, Marcello Coppola, Luca Fanucci |
LIME: A Low-latency and Low-complexity On-chip Mesochronous Link with Integrated Flow Control.  |
DSD  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Pierluigi Nuzzo, Claudio Nani, Sergio Saponara, Luca Fanucci, Geert Van der Plas |
Mixed-Signal Design Space Exploration of Time-Interleaved A/D Converters for Ultra-Wide Band Applications.  |
DATE  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Luca Fanucci, Stefano Marsi, Giovanni Ramponi |
Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing.  |
J. Real-Time Image Processing  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Nicola E. L'Insalata, Sergio Saponara, Luca Fanucci, Pierangelo Terreni |
Automatic Generation of Low-Complexity FFT/IFFT Cores for Multi-Band OFDM Systems.  |
DSD  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Esa Petri, Marco Tonarelli, Iacopo Del Corona, Luca Fanucci |
FPGA-based networking systems for high data-rate and reliable in-vehicle communications.  |
DATE  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Pierangelo Terreni |
Mixed-signal design of a digital input power amplifier for automotive audio applications.  |
DATE Designers' Forum  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Luca Fanucci, Michele Cassiano, Sergio Saponara, David Kammler, Ernst Martin Witte, Oliver Schliebusch, Gerd Ascheid, Rainer Leupers, Heinrich Meyr |
ASIP design and synthesis for non linear filtering in image processing.  |
DATE Designers' Forum  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Luca Fanucci, Sergio Saponara, Massimiliano Melani, Pierangelo Terreni |
Self-Adaptive Algorithmic/Architectural Design for Real-Time, Low-Power Video Systems.  |
IEICE Transactions  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Luca Fanucci, Sergio Saponara, Alexander Morello |
Power Optimization of an 8051-Compliant IP Microcontroller.  |
IEICE Transactions  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Michele Cassiano, Stefano Marsi, Riccardo Coen, Luca Fanucci |
Cost-effective VLSI Design of Non Linear Image Processing Filters.  |
DSD  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Luca Fanucci, Pierangelo Terreni |
Design of a Low-Power VLSI Macrocell for Nonlinear Adaptive Video Noise Reduction.  |
EURASIP J. Adv. Sig. Proc.  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Kristof Denolf, Gauthier Lafruit, Carolina Blanch, Jan Bormans |
Performance and Complexity Co-evaluation of the Advanced Video Coding Standard for Cost-Effective Multimedia Communications.  |
EURASIP J. Adv. Sig. Proc.  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Luca Fanucci, Pierangelo Terreni |
Context-Aware Algorithmic/Architectural Solutions for Real-time Embedded Video Systems.  |
WISES  |
2004 |
DBLP BibTeX RDF |
|
| 1 | Sergio Saponara, Luca Fanucci |
VLSI design investigation for low-cost, low-power FFT/IFFT processing in advanced VDSL transceivers.  |
Microelectronics Journal  |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Sergio Saponara, Luca Fanucci, L. Serafini |
Low-Power FFT/IFFT VLSI Macro Cell for Scalable Broadband VDSL Modem.  |
IWSOC  |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Luca Fanucci, Sergio Saponara, Lorenzo Bertini |
A parametric VLSI architecture for video motion estimation.  |
Integration  |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Luca Fanucci, Lorenzo Bertini, Sergio Saponara |
Programmable and Low Power VLSI Architecture for Full Search Motion Estimation in Multimedia Communications.  |
IEEE International Conference on Multimedia and Expo (III)  |
2000 |
DBLP BibTeX RDF |
|
| 1 | Luca Fanucci, Sergio Saponara, Andrea Cenciotti |
IP Reuse VLSI Architecture for Low Complexity Fast Motion Estimation in Multimedia Applications.  |
EUROMICRO  |
2000 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #38 of 38 (100 per page; Change: )
|
|