The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Stefan Frehse" ( http://dblp.L3S.de/Authors/Stefan_Frehse )

  Author page on DBLP  Author page in RDF  Community of Stefan Frehse in ASPL-2

Publication years (Num. hits)
2009 (2) 2010 (5) 2011 (3) 2012 (1)
Publication types (Num. hits)
article(4) inproceedings(7)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 2 occurrences of 2 keywords

Results
Found 11 publication records. Showing 11 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler RevKit: A Toolkit for Reversible Circuit Design. Search on Bibsonomy Multiple-Valued Logic and Soft Computing The full citation details ... 2012 DBLP  BibTeX  RDF
1Görschwin Fey, André Sülflow, Stefan Frehse, Rolf Drechsler Effective Robustness Analysis Using Bounded Model Checking Techniques. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler Debugging reversible circuits. Search on Bibsonomy Integration The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler RevKit: An Open Source Toolkit for the Design of Reversible Circuits. Search on Bibsonomy RC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Görschwin Fey, André Sülflow, Stefan Frehse, Rolf Drechsler Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen (Automated Formal Verification of Fault Tolerance for Circuits). Search on Bibsonomy it - Information Technology The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Stefan Frehse, Görschwin Fey, André Sülflow, Rolf Drechsler RobuCheck: A Robustness Checker for Digital Circuits. Search on Bibsonomy DSD The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Jean Christoph Jung, Stefan Frehse, Robert Wille, Rolf Drechsler Enhancing debugging of multiple missing control errors in reversible logic. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2010 DBLP  DOI  BibTeX  RDF boolean satisfiablity (SAT), debugging, reversible logic
1Stefan Frehse, Robert Wille, Rolf Drechsler Efficient Simulation-Based Debugging of Reversible Logic. Search on Bibsonomy ISMVL The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Stefan Frehse, Görschwin Fey, Rolf Drechsler A better-than-worst-case robustness measure. Search on Bibsonomy DDECS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Stefan Frehse, Görschwin Fey, André Sülflow, Rolf Drechsler Robustness Check for Multiple Faults Using Formal Techniques. Search on Bibsonomy DSD The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler Debugging of Toffoli networks. Search on Bibsonomy DATE The full citation details ... 2009 DBLP  BibTeX  RDF
Displaying result #1 - #11 of 11 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.