|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 2 occurrences of 2 keywords
|
|
|
|
|
Results
Found 8 publication records. Showing 8 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Stephan Henzler |
Digitalization of mixed-signal functionality in nanometer technologies.  |
ICCAD  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Stephan Henzler, Siegmar Koeppe |
Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.  |
IEEE Trans. VLSI Syst.  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Stephan Henzler, Siegmar Koeppe |
High-speed low-power frequency divider with intrinsic phase rotator.  |
ISLPED  |
2006 |
DBLP DOI BibTeX RDF |
phase-rotator, pre-scaler, low-power, divider |
| 1 | Philip Teichmann, Jürgen Fischer, Stephan Henzler, Ettore Amirante, Doris Schmitt-Landsiedel |
Power-Clock Gating in Adiabatic Logic Circuits.  |
PATMOS  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Stephan Henzler, Thomas Nirschl, Matthias Eireiner, Ettore Amirante, Doris Schmitt-Landsiedel |
Making adiabatic circuits attractive for todays VLSI industry by multi-mode operation-adiabatic mode circuits.  |
Conf. Computing Frontiers  |
2005 |
DBLP DOI BibTeX RDF |
adiabatic logic, adiabatic mode logic, cross coupled domino, dynamic power reduction, low-power design styles |
| 1 | Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel |
Two Level Compact Simulation Methodology for Timing Analysis of Power-Switched Circuits.  |
PATMOS  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel |
Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption.  |
PATMOS  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Stephan Henzler, Markus Koban, Doris Schmitt-Landsiedel, Jörg Berthold, Georg Georgakos |
Design Aspects and Technological Scaling Limits of ZigZag Circuit Block Switch-Off Schemes.  |
VLSI-SOC  |
2003 |
DBLP BibTeX RDF |
|
Displaying result #1 - #8 of 8 (100 per page; Change: )
|
|