|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 9 occurrences of 9 keywords
|
|
|
|
|
Results
Found 10 publication records. Showing 10 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Stergios Stergiou |
Implicit permutation enumeration networks and binary decision diagrams reordering.  |
DAC  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Stergios Stergiou, Jawahar Jain |
Dynamically resizable binary decision diagrams. |
ACM Great Lakes Symposium on VLSI |
2010 |
DBLP DOI BibTeX RDF |
binary decision diagrams, compact |
| 1 | Rutuparna Tamhankar, Srinivasan Murali, Stergios Stergiou, Antonio Pullini, Federico Angiolini, Luca Benini, Giovanni De Micheli |
Timing-Error-Tolerant Network-on-Chip Design Methodology. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Dimitrios Voudouris, Stergios Stergiou, George K. Papakonstantinou |
Minimization of Reversible Wave Cascades. |
IEICE Transactions |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Davide Bertozzi, Antoine Jalabert, Srinivasan Murali, Rutuparna Tamhankar, Stergios Stergiou, Luca Benini, Giovanni De Micheli |
NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip. |
IEEE Trans. Parallel Distrib. Syst. |
2005 |
DBLP DOI BibTeX RDF |
architecture, Systems-on-chip, mapping, networks on chip, synthesis |
| 1 | Stergios Stergiou, Federico Angiolini, Salvatore Carta, Luigi Raffo, Davide Bertozzi, Giovanni De Micheli |
ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips. |
DATE |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Stergios Stergiou, George K. Papakonstantinou |
Exact Minimization Of Esop Expressions With Less Than Eight Product Terms. |
Journal of Circuits, Systems, and Computers |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Stergios Stergiou, Konstantinos Daskalakis, George K. Papakonstantinou |
A fast and efficient heuristic ESOP minimization algorithm. |
ACM Great Lakes Symposium on VLSI |
2004 |
DBLP DOI BibTeX RDF |
heuristic minimization, XOR, ESOP |
| 1 | George Economakos, Stergios Stergiou, George K. Papakonstantinou, Vassilios Zoukos |
A Multi-Lingual Synthesis and Verification Environment. |
DSD |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Stavros S. Cosmadakis, Kleoni Ioannidou, Stergios Stergiou |
View Serializable Updates of Concurrent Index Structures. |
DBPL |
2001 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #10 of 10 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")