|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 14 occurrences of 14 keywords
|
|
|
|
|
Results
Found 36 publication records. Showing 36 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Kishor Sarawadekar, Harihar Bharat Indana, Deep Bera, Swapna Banerjee |
VLSI-DSP based real time solution of DSC-SRI for an ultrasound system.  |
Microprocessors and Microsystems - Embedded Hardware Design  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Kishor Sarawadekar, Swapna Banerjee |
VLSI design of memory-efficient, high-speed baseline MQ coder for JPEG 2000. |
Integration |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Kishor Sarawadekar, Swapna Banerjee |
An Efficient Pass-Parallel Architecture for Embedded Block Coder in JPEG 2000. |
IEEE Trans. Circuits Syst. Video Techn. |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Kaushik Bhattacharyya, Rakesh Biswas, Anindya Sundar Dhar, Swapna Banerjee |
Architectural design and FPGA implementation of radix-4 CORDIC processor. |
Microprocessors and Microsystems - Embedded Hardware Design |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Anirban Das, Anindya Hazra, Swapna Banerjee |
An Efficient Architecture for 3-D Discrete Wavelet Transform. |
IEEE Trans. Circuits Syst. Video Techn. |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Sarkar 0002, Swapna Banerjee |
An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC. |
ISVLSI |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Deep Bera, Leeladhar Agarwal, Swapna Banerjee |
Multirate scan conversion of ultrasound images using warped distance based adaptive bilinear interpolation. |
CBMS |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Kishor Sarawadekar, Swapna Banerjee |
Efficient VLSI architecture for bit plane encoder of JPEG 2000. |
ICIP |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Sounak Roy, Swapna Banerjee |
A 9 bit 400 MHz CMOS Double-Sampled Sample-and-Hold Amplifier. |
VLSI Design |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Sarkar 0002, Ravi Sankar Prasad, Sanjoy Kumar Dey, Vinay Belde, Swapna Banerjee |
An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Abhijeet Jadhav, Swapna Banerjee, P. K. Dutta, R. R. Paul, Mausami Pal, P. Banerjee, K. Chaudhuri, J. Chatterjee |
Quantitative Analysis of Histopathological Features of Precancerous Lesion and Condition Using Image Processing Technique. |
CBMS |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Santanu Sarkar 0002, A. Ghosh, Swapna Banerjee |
A Fully Differential 11mW 10-bit 200MS/s Sample and Hold in 0.25µm BiCMOS Technology. |
APCCAS |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Sanjoy Kumar Dey, Swapna Banerjee |
An 8-Bit, 3.8GHz Dynamic BiCMOS Comparator for High-Performance ADC. |
VLSI Design |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | J. Bhattacharyya, P. Mandal, R. Banerjee, Swapna Banerjee |
Real Time Dynamic Receive Apodization for an Ultrasound Imaging System. |
VLSI Design |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Debashis Dutta, Ritesh Ujjwal, Swapna Banerjee |
Design of Low-Voltage Low-Power Continuous-Time Filter for Hearing Aid Application Using CMOS Current Conveyor Based Translinear Loop. |
VLSI Design |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Maharatna, Swapna Banerjee, Eckhard Grass, Milos Krstic, Alfonso Troya |
Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture. |
IEEE Trans. Circuits Syst. Video Techn. |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Debashis Dutta, Wouter A. Serdijn, Swapna Banerjee, Sriram Gupta |
A New CMOS Current Conveyors Based Translinear Loop for Log-Domain Circuit Design. |
VLSI Design |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Samiran Halder, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Swapna Banerjee |
A 160MSPS 8-Bit Pipeline Based ADC. |
VLSI Design |
2005 |
DBLP DOI BibTeX RDF |
Double sampling Sample-and-Hold, Multiplying digital-to-analog converter, Pipeline architecture, Comparator |
| 1 | Samiran Halder, Swapna Banerjee, Arindrajit Ghosh, Ravi Sankar Prasad, Anirban Chatterjee, Sanjoy Kumar Dey |
A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm2 Segmented Current Steering CMOS DAC. |
VLSI Design |
2005 |
DBLP DOI BibTeX RDF |
MOS Analog Circuits, Digital to Analog Conversion, Mixed Analog -Digital Integrated Circuits, Low Power |
| 1 | Abhishek Mitra, Swapna Banerjee |
A New Interpolation Free Method for X-ray CT Image Reconstruction. |
CBMS |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Bipul Das, Swapna Banerjee |
Homogeneity Induced Inertial Snake with Application to Medical Image Segmentation. |
CBMS |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Anindya Hazra, J. Bhattacharyya, Swapna Banerjee |
Real Time Noise Cleaning of Ultrasound Images. |
CBMS |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Maharatna, Alfonso Troya, Swapna Banerjee, Eckhard Grass, Milos Krstic |
A 16-bit CORDIC rotator for high-speed wireless LAN. |
PIMRC |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Bipul Das, Swapna Banerjee |
A Memory Efficient 3-D DWT Architecture. |
VLSI Design |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Manisha Pattanaik, Swapna Banerjee |
A New Approach to Analyze a Sub-micron CMOS Inverter. |
VLSI Design |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Bipul Das, Swapna Banerjee |
A Novel Ram Architecture For Bit-Plane Based Coding. |
DCC |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Bipul Das, Swapna Banerjee |
A Wavelet Based Low Complexity Embedded Block Coding Algorithm. |
DCC |
2002 |
DBLP DOI BibTeX RDF |
|
| 1 | Ayan Banerjee, Anindya Sundar Dhar, Swapna Banerjee |
FPGA realization of a CORDIC based FFT processor for biomedical signal processing. |
Microprocessors and Microsystems |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Maharatna, A. S. Dhar, Swapna Banerjee |
A VLSI array architecture for realization of DFT, DHT, DCT and DST. |
Signal Processing |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Koushik Maharatna, Swapna Banerjee |
A VLSI array architecture for Hough transform. |
Pattern Recognition |
2001 |
DBLP DOI BibTeX RDF |
|
| 1 | Bipul Das, Swapna Banerjee |
A CORDIC based array architecture for complex discrete wavelet transform. |
ACM Great Lakes Symposium on VLSI |
2001 |
DBLP DOI BibTeX RDF |
complex discrete wavelet transform, image padding, FPGA, FIR filter, CORDIC |
| 1 | Bipul Das, S. K. Mitra, Swapna Banerjee |
Knowledge Base System for Diagnostic Assessment of Doppler Spectogram. |
MICAI |
2000 |
DBLP DOI BibTeX RDF |
|
| 1 | G. Hari Rama Krishna, Amit K. Aditya, Nirmal B. Chakrabarti, Swapna Banerjee |
Finite element analysis of SiGe heterojunction devices. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1995 |
DBLP DOI BibTeX RDF |
|
| 1 | G. Hari Rama Krishna, Amit K. Aditya, Nirmal B. Chakrabarti, Swapna Banerjee |
Analysis of temperature dependence of Si-Ge HBT. |
VLSI Design |
1995 |
DBLP DOI BibTeX RDF |
semiconductor materials, heterojunction bipolar transistors, Ge-Si alloys, heterojunction bipolar transistors, Ge mole-fraction, two dimensional device simulator, BISOF, current gain, graded HBT, 200 to 300 K, simulation, finite element method, finite element analysis, FEM, temperature dependence, SiGe, thermal analysis, semiconductor device models |
| 1 | G. Hari Rama Krishna, Nirmal B. Chakrabarti, Swapna Banerjee |
Finite Element Analysis of SIGe npn HBT. |
VLSI Design |
1994 |
DBLP BibTeX RDF |
|
| 1 | S. K. Mitra, Swapna Banerjee |
On the Probability Distribution of Round-off Errors Propagated in Tabular Differences. |
Australian Computer Journal |
1971 |
DBLP BibTeX RDF |
|
Displaying result #1 - #36 of 36 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")