|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 13 occurrences of 11 keywords
|
|
|
|
|
Results
Found 10 publication records. Showing 10 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Valentina Salapura, Tejas Karkhanis, Priya Nagpurkar, José E. Moreira |
Accelerating business analytics applications.  |
HPCA  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Tejas Karkhanis, José E. Moreira |
IBM Power Architecture.  |
Encyclopedia of Parallel Computing  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, James E. Smith |
A mechanistic performance model for superscalar out-of-order processors.  |
ACM Trans. Comput. Syst.  |
2009 |
DBLP DOI BibTeX RDF |
Superscalar out-of-order processor, balanced processor design, mechanistic modeling, overprovisioned processor design, pipeline depth, pipeline width, resource scaling, wide front-end dispatch processors, performance modeling, analytical modeling |
| 1 | Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, James E. Smith |
A Top-Down Approach to Architecting CPI Component Performance Counters.  |
IEEE Micro  |
2007 |
DBLP DOI BibTeX RDF |
hardware performance counter architecture, superscalar processor performance modeling, performance, measurement, experimentation, modeling techniques |
| 1 | Tejas Karkhanis, James E. Smith |
Automated design of application specific superscalar processors: an analytical approach.  |
ISCA  |
2007 |
DBLP DOI BibTeX RDF |
performance model, analytical model, design optimization, energy model, application specific processors |
| 1 | Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, James E. Smith |
A performance counter architecture for computing accurate CPI components.  |
ASPLOS  |
2006 |
DBLP DOI BibTeX RDF |
hardware performance counter architecture, superscalar processor performance modeling |
| 1 | Tejas Karkhanis, James E. Smith |
A First-Order Superscalar Processor Model.  |
ISCA  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Alper Buyuktosunoglu, Tejas Karkhanis, David H. Albonesi, Pradip Bose |
Energy Efficient Co-Adaptive Instruction Fetch and Issue. (PDF / PS)  |
ISCA  |
2003 |
DBLP DOI BibTeX RDF |
|
| 1 | Tejas Karkhanis, James E. Smith, Pradip Bose |
Saving energy with just in time instruction delivery.  |
ISLPED  |
2002 |
DBLP DOI BibTeX RDF |
adaptive processor, low-power, instruction delivery |
| 1 | Pradip Bose, David Brooks, Alper Buyuktosunoglu, Peter W. Cook, K. Das, Philip G. Emma, Michael Gschwind, Hans M. Jacobson, Tejas Karkhanis, Prabhakar Kudva, Stanley Schuster, James E. Smith, Viji Srinivasan, Victor V. Zyuban, David H. Albonesi, Sandhya Dwarkadas |
Early-Stage Definition of LPX: A Low Power Issue-Execute Processor.  |
PACS  |
2002 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #10 of 10 (100 per page; Change: )
|
|