|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
No Growbag Graphs found.
|
|
|
|
|
Results
Found 14 publication records. Showing 14 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Minming Li, Tiantian Liu, Chun Jason Xue, Yingchao Zhao |
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture.  |
J. Comb. Optim.  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Yazhi Huang, Tiantian Liu, Chun Jason Xue |
Register allocation for write activity minimization on non-volatile main memory for embedded systems.  |
Journal of Systems Architecture - Embedded Systems Design  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Minming Li, Chun Jason Xue |
Instruction cache locking for multi-task real-time embedded systems.  |
Real-Time Systems  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Yingchao Zhao, Minming Li, Chun Jason Xue |
Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC.  |
J. Parallel Distrib. Comput.  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Yingchao Zhao, Chun Jason Xue, Minming Li |
Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory.  |
DAC  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yazhi Huang, Tiantian Liu, Chun Jason Xue |
Register allocation for write activity minimization on non-volatile main memory.  |
ASP-DAC  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Alex Orailoglu, Chun Jason Xue, Minming Li |
Register allocation for simultaneous reduction of energy and peak temperature on registers.  |
DATE  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Yingchao Zhao, Minming Li, Chun Jason Xue |
Task Assignment with Cache Partitioning and Locking for WCET Minimization on MPSoC.  |
ICPP  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Minming Li, Chun Jason Xue |
Joint variable partitioning and bank selection instruction optimization on embedded systems with multiple memory banks.  |
ASP-DAC  |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Minming Li, Chun Jason Xue, Tiantian Liu, Yingchao Zhao |
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture.  |
LCTES  |
2010 |
DBLP DOI BibTeX RDF |
bank selection instruction minimization, partitioned memory architecture |
| 1 | Tiantian Liu, Zhong Ma, Zhonghong Ou |
A Novel Process Migration Method for MPI Applications.  |
PRDC  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Minming Li, Chun Jason Xue |
Instruction Cache Locking for Real-Time Embedded Systems with Multi-tasks.  |
RTCSA  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Tiantian Liu, Minming Li, Chun Jason Xue |
Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking.  |
IEEE Real-Time and Embedded Technology and Applications Symposium  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Chun Jason Xue, Tiantian Liu, Zili Shao, Jingtong Hu, Zhiping Jia, Weijia Jia, Edwin Hsing-Mean Sha |
Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks.  |
ICASSP  |
2008 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #14 of 14 (100 per page; Change: )
|
|