Search    Browse

The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Toshiyuki Saito" ( http://dblp.L3S.de/Authors/Toshiyuki_Saito )

  Author page on DBLP  Author page in RDF  Community of Toshiyuki Saito in ASPL-2

Publication years (Num. hits)
2010 (1) 2012 (1)
Publication types (Num. hits)
article(1) inproceedings(1)
Venues (Conferences, Journals, ...)
DAC(1) J. Solid-State Circuits(1)
Authors
Toshiyuki Saito(2) Alan Gibbons(1) Hideo Sonohara(1) John Byler(1) Koichi Nose(1) Koichiro Noguchi(1) Koji Nishida(1) Koorosh Nazifi(1) Masahiro Nomura(1) Masayuki Mizuno(1) Miyuki Satou(1) Nagaraj Ns(1) S. Balajee(1) Shuji Suenaga(1) Tomohiro Iwashita(1) Venugopal Puvvada(1) More (+10 of total 21)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 2 occurrences of 2 keywords
Results
Found 2 publication records. Showing 2 according to the selection in the facets
Hits ?▲ Authors Title Venue Year Link Author keywords
1Yoshifumi Ikenaga, Masahiro Nomura, Shuji Suenaga, Hideo Sonohara, Yoshitaka Horikoshi, Toshiyuki Saito, Yukio Ohdaira, Yoichiro Nishio, Tomohiro Iwashita, Miyuki Satou, Koji Nishida, Koichi Nose, Koichiro Noguchi, Yoshihiro Hayashi, Masayuki Mizuno A 27% Active-Power-Reduced 40-nm CMOS Multimedia SoC With Adaptive Voltage Scaling Using Distributed Universal Delay Lines. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Nagaraj Ns, John Byler, Koorosh Nazifi, Venugopal Puvvada, Toshiyuki Saito, Alan Gibbons, S. Balajee What's cool for the future of ultra low power designs? Search on Bibsonomy DAC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF system level power, low power, system design
Displaying result #1 - #2 of 2 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.