|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 2 occurrences of 2 keywords
|
|
|
|
|
Results
Found 15 publication records. Showing 15 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Joshua Friedrich, Ruchir Puri, U. Brandt, M. Buehler, Jack DiLullo, J. Hopkins, M. Hossain, Michael A. Kazda, Joachim Keinert, Zahi M. Kurzum, D. Lamb, A. Lee, F. Musante, J. Noack, Peter J. Osler, S. Posluszny, H. Qian, S. Ramji, Vasant B. Rao, Lakshmi N. Reddy, Haoxing Ren, Thomas E. Rosser, B. R. Russell, Cliff C. N. Sze, Gustavo E. Téllez |
Design methodology for the IBM POWER7 microprocessor.  |
IBM Journal of Research and Development  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Vasant B. Rao, Jeffrey Soreff, Ravichander Ledalla, Fred L. Yang |
Aggressive crunching of extracted RC netlists. |
Timing Issues in the Specification and Synthesis of Digital Systems |
2002 |
DBLP DOI BibTeX RDF |
RC reduction, TICER, crunching, node elimination, resistor shorting, time constants, interconnect modeling, elmore delay |
| 1 | John Y. Sayah, Rajesh Gupta, Deepak D. Sherlekar, Philip S. Honsinger, Jitendra M. Apte, S. Wayne Bollinger, Hai Hsia Chen, Sumit DasGupta, Edward P. Hsieh, Andrew D. Huber, Edward J. Hughes, Zahi M. Kurzum, Vasant B. Rao, Thepthai Tabtieng, Vigen Valijan, David Y. Yang |
Design planning for high-performance ASICs. |
IBM Journal of Research and Development |
1996 |
DBLP DOI BibTeX RDF |
|
| 1 | Vasant B. Rao |
Delay Analysis of the Distributed RC Line. |
DAC |
1995 |
DBLP DOI BibTeX RDF |
|
| 1 | Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-Mo Kang |
An exact solution to the transistor sizing problem for CMOS circuits using convex optimization. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1993 |
DBLP DOI BibTeX RDF |
|
| 1 | Yun-Cheng Ju, Vasant B. Rao, Resve A. Saleh |
Consistency checking and optimization of macromodels. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1991 |
DBLP DOI BibTeX RDF |
|
| 1 | Youssef Saab, Vasant B. Rao |
Combinatorial optimization by stochastic evolution. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1991 |
DBLP DOI BibTeX RDF |
|
| 1 | Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya |
A Convex Optimization Approach to Transistor Sizing for CMOS Circuits. |
ICCAD |
1991 |
DBLP BibTeX RDF |
|
| 1 | Youssef Saab, Vasant B. Rao |
Fast effective heuristics for the graph bisectioning problem. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1990 |
DBLP DOI BibTeX RDF |
|
| 1 | Youssef Saab, Vasant B. Rao |
Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems. |
DAC |
1990 |
DBLP DOI BibTeX RDF |
|
| 1 | Youssef Saab, Vasant B. Rao |
An Evolution-Based Approach to Partitioning ASIC Systems. |
DAC |
1989 |
DBLP DOI BibTeX RDF |
|
| 1 | Youssef Saab, Vasant B. Rao |
A Stochastic Algorithm for Circuit Bi-Partitioning. |
Great Lakes Computer Science Conference |
1989 |
DBLP DOI BibTeX RDF |
|
| 1 | M. A. Manzoul, Vasant B. Rao |
Multi-Input Fuzzy Inference Engine on a Systolic Array. |
IEA/AIE (Vol. 2) |
1988 |
DBLP DOI BibTeX RDF |
|
| 1 | Vasant B. Rao, Timothy N. Trick |
Network Partitioning and Ordering for MOS VLSI Circuits. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
1987 |
DBLP DOI BibTeX RDF |
|
| 1 | Shun-Lin Su, Vasant B. Rao, Timothy N. Trick |
HPEX: A Hierarchical Parasitic Circuit Extractor. |
DAC |
1987 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #15 of 15 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")