|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 2 occurrences of 2 keywords
|
|
|
|
|
Results
Found 13 publication records. Showing 13 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Vijay D'Silva, Leopold Haller, Daniel Kroening, Michael Tautschnig |
Numeric Bounds Analysis with Conflict-Driven Learning.  |
TACAS  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Thomas Wahl, Vijay D'Silva |
A lazy approach to symmetry reduction. |
Formal Asp. Comput. |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay D'Silva, Daniel Kroening, Mitra Purandare, Georg Weissenbacher |
Interpolant Strength. |
VMCAI |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay D'Silva |
Propositional Interpolation and Abstract Interpretation. |
ESOP |
2010 |
DBLP DOI BibTeX RDF |
|
| 1 | Karin Avnit, Vijay D'Silva, Arcot Sowmya, S. Ramesh, Sri Parameswaran |
Provably correct on-chip communication: A formal approach to automatic protocol converter synthesis. |
ACM Trans. Design Autom. Electr. Syst. |
2009 |
DBLP DOI BibTeX RDF |
converter synthesis, protocol compatibility, System-on-chip, automatic design |
| 1 | Vijay D'Silva, Daniel Kroening |
Fixed points for multi-cycle path detection. |
DATE |
2009 |
DBLP BibTeX RDF |
|
| 1 | Vijay D'Silva, Daniel Kroening, Georg Weissenbacher |
A Survey of Automated Techniques for Formal Software Verification. |
IEEE Trans. on CAD of Integrated Circuits and Systems |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Karin Avnit, Vijay D'Silva, Arcot Sowmya, S. Ramesh, Sri Parameswaran |
A Formal Approach To The Protocol Converter Problem. |
DATE |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay D'Silva, Mitra Purandare, Daniel Kroening |
Approximation Refinement for Interpolation-Based Model Checking. |
VMCAI |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay D'Silva, Sampada Sonalkar, S. Ramesh |
Existential abstractions for distributed reactive systems via syntactic transformations. |
EMSOFT |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay D'Silva, S. Ramesh, Arcot Sowmya |
Bridge Over Troubled Wrappers: Automated Interface Synthesis. |
VLSI Design |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Vijay D'Silva, S. Ramesh, Arcot Sowmya |
Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures. |
DATE |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | S. Ramesh, Sampada Sonalkar, Vijay D'Silva, Naveen Chandra, B. Vijayalakshmi |
A Toolset for Modelling and Verification of GALS Systems. |
CAV |
2004 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #13 of 13 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")