|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 7 occurrences of 7 keywords
|
|
|
|
|
Results
Found 12 publication records. Showing 12 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Wangyuan Zhang, Tao Li |
Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system.  |
DSN  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chao Li, Wangyuan Zhang, Chang-Burm Cho, Tao Li |
SolarCore: Solar energy driven multi-core architecture power management.  |
HPCA  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Madhura Joshi, Wangyuan Zhang, Tao Li |
Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system.  |
HPCA  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Chang-Burm Cho, Wangyuan Zhang, Tao Li |
Thermal Design Space Exploration of 3D Die Stacked Multi-core Processors Using Geospatial-Based Predictive Models.  |
SPEC Benchmark Workshop  |
2009 |
DBLP DOI BibTeX RDF |
Thermal/power characterization, 3D die stacking, analytical modeling, multi-core architecture |
| 1 | Wangyuan Zhang, Tao Li |
Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures.  |
PACT  |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Wangyuan Zhang, Tao Li |
Characterizing and mitigating the impact of process variations on phase change based memory systems.  |
MICRO  |
2009 |
DBLP DOI BibTeX RDF |
process variation, memory system, phase change memory |
| 1 | Wangyuan Zhang, Tao Li |
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology.  |
MICRO  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Chang-Burm Cho, Wangyuan Zhang, Tao Li |
Modeling and Analyzing the Effect of Microarchitecture Design Parameters on Microprocessor Soft Error Vulnerability.  |
MASCOTS  |
2008 |
DBLP BibTeX RDF |
|
| 1 | Xin Fu, Wangyuan Zhang, Tao Li, José A. B. Fortes |
Optimizing Issue Queue Reliability to Soft Errors on Simultaneous Multithreaded Architectures.  |
ICPP  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Wangyuan Zhang, Tao Li |
Managing multi-core soft-error reliability through utility-driven cross domain optimization.  |
ASAP  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Wangyuan Zhang, Xin Fu, Tao Li, José A. B. Fortes |
An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures.  |
ISPASS  |
2007 |
DBLP DOI BibTeX RDF |
thread-aware reliability optimization, microarchitecture vulnerability, simultaneous multithreaded architecture, semiconductor transient fault, microprocessor reliability, processor throughput, soft error vulnerability analysis, SPEC CPU 2000 benchmark, microarchitecture structure, microarchitecture reliability profile, fetch policy, thread-level parallelism, multithreading architecture |
| 1 | Chang-Burm Cho, Wangyuan Zhang, Tao Li |
Informed Microarchitecture Design Space Exploration Using Workload Dynamics.  |
MICRO  |
2007 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #12 of 12 (100 per page; Change: )
|
|