|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 1 occurrences of 1 keywords
|
|
|
|
|
Results
Found 8 publication records. Showing 8 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Yi-Jung Chen, Chia-Lin Yang, Jaw-Wei Chi, Jian-Jia Chen |
TACLC: Timing-Aware Cache Leakage Control for Hard Real-Time Systems.  |
IEEE Trans. Computers  |
2011 |
DBLP DOI BibTeX RDF |
|
| 1 | Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang |
PM-COSYN: PE and memory co-synthesis for MPSoCs. |
DATE |
2010 |
DBLP BibTeX RDF |
|
| 1 | Yi-Jung Chen, Chia-Lin Yang, Yen-Sheng Chang |
An architectural co-synthesis algorithm for energy-aware Network-on-Chip design. |
Journal of Systems Architecture - Embedded Systems Design |
2009 |
DBLP DOI BibTeX RDF |
|
| 1 | Yi-Jung Chen, Dyi-Rong Duh, Yunghsiang Sam Han |
Improved Modulo (2n+1) Multiplier for IDEA. |
J. Inf. Sci. Eng. |
2007 |
DBLP BibTeX RDF |
|
| 1 | Wei-Hsuan Hung, Yi-Jung Chen, Chia-Lin Yang, Yen-Sheng Chang, Alan P. Su |
An architectural co-synthesis algorithm for energy-aware network-on-chip design. |
SAC |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Jaw-Wei Chi, Chia-Lin Yang, Yi-Jung Chen, Jian-Jia Chen |
Cache leakage control mechanism for hard real-time systems. |
CASES |
2007 |
DBLP DOI BibTeX RDF |
cache leakage control policy, hard real-time system |
| 1 | Chia-Lin Yang, Shun-Ying Wang, Yi-Jung Chen |
Branch Behavior Characterization for Multimedia Applications. |
Asia-Pacific Computer Systems Architecture Conference |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Yi-Jung Chen, Dyi-Rong Duh, Yunghsiang S. Han |
A New Modulo (2n+1) Multiplier for IDEA. |
Security and Management |
2004 |
DBLP BibTeX RDF |
|
Displaying result #1 - #8 of 8 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")